

CEG2136: Computer Architecture I CEG2536: Architecture des Ordinateurs I

MIDTERM EXAMINATION

Duration: 1 hour and 30 minutes

Question 1

1.1 (12 x 1.5 point)

Fill out each row of the following table with the corresponding representation in other bases of the number given in that row; show the details of your calculations.

	decimal	binary	hexadecimal	octal
(a)	25.5	1 1001.1	19.8	31.4
(b)	10.25	1010.01	A.4	12.2
(c)	26	1 1010	1A	32
(d)	26	<i>1 1010</i>	<i>1A</i>	32

(a) $25.5_{10} = 16 + 8 + 1 + \frac{1}{2} = \mathbf{1\ 1001.1_2} = 1\ 1001.1000 = \mathbf{19.8_{16}} = 11\ 001.100 = \mathbf{31.4_8}$

(b) $10.25_{10} = 8 + 2 + \frac{1}{4} = \mathbf{10.25_{10}} = 1010.0100 = \mathbf{A.4_{16}} = 1\ 010.010 = \mathbf{12.2_8}$

(c) $1A_{16} = \mathbf{1\ 1010_2} = 16 + 10 = \mathbf{26_{10}} = 11\ 010 = \mathbf{32}$

(d) *Since the last 2 numbers in the last column is the same (32), it means that the last 2 rows represent the same value, such that their elements are identical.*

1.2 (4 points)

In the 8-bit signed 2's complement representation, the number of distinct numbers is:

- (a) **256**
- (b) 128
- (c) 255
- (d) None of these

1.3 (6+6+8 = 20 points)

7-bit registers are used in this question to store numbers expressed in 2's complement representation.

(a) Convert the following two signed numbers to binary observing the above assumption:

$$A = (-31)_{10} \qquad \text{sgn} \quad 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0$$

A's magnitude represented on 7 bits: $31 = 16 + 8 + 4 + 2 + 1 =$ **0 0 1 1 1 1 1**

\Rightarrow **A** = -31 = 2's complement (001 1111) = **110 0001**

B = (+63)₁₀ = **011 1111**

(b) Find the 2's complement of the signed binary numbers A and B, and give your results in decimal, too:

Finding the 2's complement of a signed binary number will negate the number:

2's complement of A = 2's complement (110 0001) = **001 1111**

2's complement of A in decimal: $001\ 1111_2 = +31_{10}$

2's complement of B = 2's complement (011 1111) = **100 0001**, which is a negative number, say $-x$.

To find the magnitude (x) of this number ($-x$) we complement it, since $x = -(-x) = 2$'s

complement ($-x$): $x = 2$'s complement ($-x$) = 2's complement (100 0001) = 011 1111 = +63

\Rightarrow **2's complement of B in decimal** = $-x = -63$, which makes sense, since complementing B = 63, we negate its value to -63.

(c) Perform the following arithmetic operations in signed-2's complement representation, using a 7-bit ALU; show operations and results (including intermediary steps), both in **binary** and in decimal. Are there any overflows? How can a computer detect overflow?

$$\begin{array}{r} (+63)_{10} + (-31)_{10} \\ \text{Carry: } 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \\ \begin{array}{r} +63 \\ -31 \\ \hline +32 \end{array} \quad \begin{array}{r} 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \\ 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \\ \hline 0 \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \end{array} \end{array} \quad \text{Converted to decimal: } +32$$

$$\begin{array}{r} (-63)_{10} - (-31)_{10} \\ \text{Carry: } 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \\ \begin{array}{r} -63 \\ +31 \\ \hline -32 \end{array} \quad \begin{array}{r} 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \\ 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \\ \hline 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \end{array} \end{array}$$

The result **110 0000** is a negative number, say $-x$.

To convert 110 0000 (i.e., $-x$) to decimal, first we find x , by complementing 110 0000, i.e.,

$x = -(-x) = 2$'s complement (110 0000) = 001 1111 + 1 = 010 0000 = +32,

\Rightarrow **the result in decimal** $-x = -32$... which was expected.

Are there any overflows?

There are no overflows since different-sign numbers are added.

How can a computer detect overflow?

1. Overflow = Carry₇ xor Carry₆

or

2. Overflow: Sign A & Sign B & /Sign result + /Sign A & /Sign B & Sign result


Question 3 (20 points)

Design a 3-bit multi-function register A ($A_2 A_1 A_0$) whose operation is described in the following table, where C_1 and C_0 are two control bits.

Use in your design JK flip flops, logic gates and any digital components (encoders, decoders, multiplexers, etc.); draw a detailed diagram of the logic circuit of the multi-function register.

Function table of 3-bit register A.

Clock	C_1	C_0	Operation	$A_2^+ A_1^+ A_0^+$
↑	0	0	No change	$A_2 A_1 A_0$
↑	0	1	Increment by 3	$A_2 A_1 A_0 + 3$
↑	1	0	Decrement by 3	$A_2 A_1 A_0 + 3$
↑	1	1	Loading external inputs, say $I_2 I_1 I_0$	$I_2 I_1 I_0$



Answer:

Characteristic Table

J	K	$Q(n)$	$Q(n+1)$
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Excitation Table

$Q(n)$	$Q(n+1)$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Remember the generation of the FF excitation equations:

- Copy to J the next state $Q(n+1)$ if $Q(n)=0$
- Copy to K the complement of the next state $Q(n+1)$ if $Q(n)=1$
- J and K should be "x" otherwise

$C_1 C_0 = 00 \Rightarrow$ no change $\Leftrightarrow A_i(n+1) = A_i(n) ; i = \{0,1,2\}$

$$\Rightarrow J_2 = 0; K_2 = 0; J_1 = 0; K_1 = 0; J_0 = 0; K_0 = 0.$$

C₁ C₀ = 01 => Increment by 3

Present State			Next State			FF Inputs					
A ₂ (n)	A ₁ (n)	A ₀ (n)	A ₂ (n+1)	A ₁ (n+1)	A ₀ (n+1)	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀
0	0	0	0	1	1	0	x	1	x	1	x
0	0	1	1	0	0	1	x	0	x	x	1
0	1	0	1	0	1	1	x	x	1	1	x
0	1	1	1	1	0	1	x	x	0	x	1
1	0	0	1	1	1	x	0	1	x	1	x
1	0	1	0	0	0	x	1	0	x	x	1
1	1	0	0	0	1	x	1	x	1	1	x
1	1	1	0	1	0	x	1	x	0	x	1

J₂

A₁ A₀ 00 01 11 10

A₂

0	0	1	1	1
1	x	x	x	x

K₂

A₁ A₀ 00 01 11 10

A₂

0	x	x	x	x
1	0	1	1	1

$$J_2 = K_2 = A_0 + A_1$$

$$J_1 = K_1 = A_0'$$

$$J_0 = K_0 = 1$$

C₁ C₀ = 10 => Decrement by 3

Present State			Next State			FF Inputs					
A ₂ (n)	A ₁ (n)	A ₀ (n)	A ₂ (n+1)	A ₁ (n+1)	A ₀ (n+1)	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀
0	0	0	1	0	1	1	x	0	x	1	x
0	0	1	1	1	0	1	x	1	x	x	1
0	1	0	1	1	1	1	x	x	0	1	x
0	1	1	0	0	0	0	x	x	1	x	1
1	0	0	0	0	1	x	1	0	x	1	x
1	0	1	0	1	0	x	1	1	x	x	1
1	1	0	0	1	1	x	1	x	0	1	x
1	1	1	1	0	0	x	0	x	1	x	1

J₂

A₁ A₀ 00 01 11 10

A₂

0	1	1	0	1
1	x	x	x	x

K₂

A₁ A₀ 00 01 11 10

A₂

0	x	x	x	x
1	1	1	0	1

$$J_2 = K_2 = A_0' + A_1' = (A_0 A_1)'$$

$$J_1 = K_1 = A_0$$

$$J_0 = K_0 = 1$$

$C_1 C_0 = 11 \Rightarrow$ Load $I_2 I_1 I_0$ to $A_2 A_1 A_0$:
 $\Leftrightarrow A_i(n+1) = I_i(n); i = \{0,1,2\}$


$A_i(n)$	I_i	$A_i(n+1)$	J_i	K_i
0	0	0	0	x
0	1	1	1	x
1	0	0	x	1
1	1	1	x	0

$J_i = K_i = I_i \text{ xor } A_i$
 or
 $J_i = I_i; K_i = I_i'$
 or ...


Conclusion

(T FF approach, i.e., J = K = T):

C_1	C_0	$J_2 = K_2$	$J_1 = K_1$	$J_0 = K_0$
0	0	0	0	0
0	1	$A_0 + A_1$	A_0'	1
1	0	$(A_0 A_1)'$	A_0	1
1	1	$I_2 \text{ xor } A_2$	$I_1 \text{ xor } A_1$	$I_0 \text{ xor } A_0$



D FF + adders approach:



Comprehensive description but longer approach:

Control	Present State			Next State			FF Inputs						FF input equations
C_1C_0	$A_2(n)$	$A_1(n)$	$A_0(n)$	$A_2(n+1)$	$A_1(n+1)$	$A_0(n+1)$	J_2	K_2	J_1	K_1	J_0	K_0	
00	0	0	0	0	0	0	0	x	0	x	0	x	$J_2 = K_2 = 0$ $J_1 = K_1 = 0$ $J_0 = K_0 = 0$
	0	0	1	0	0	1	0	x	0	x	x	0	
	0	1	0	0	1	1	0	0	x	x	0	0	
	0	1	1	0	1	1	1	0	x	x	0	x	
	1	0	0	1	0	0	0	x	0	0	x	0	
	1	0	1	1	1	0	1	x	0	0	x	x	
	1	1	0	1	1	1	0	x	0	x	0	0	
	1	1	1	1	1	1	1	x	0	x	0	x	
01	0	0	0	0	1	1	0	x	1	x	1	x	$J_2 = K_2 = A_0 + A_1$ $J_1 = K_1 = A_0'$ $J_0 = K_0 = 1$
	0	0	1	1	0	0	1	x	0	x	x	1	
	0	1	0	1	0	1	1	1	x	x	1	1	
	0	1	1	1	1	1	0	1	x	x	0	x	
	1	0	0	1	1	1	1	x	0	1	x	1	
	1	0	1	0	0	0	0	x	1	0	x	x	
	1	1	0	0	0	0	1	x	1	x	1	1	
	1	1	1	0	1	1	0	x	1	x	0	x	
10	0	0	0	1	0	1	1	x	0	x	1	x	$J_2 = K_2 = A_0' + A_1' = (A_0A_1)'$ $J_1 = K_1 = A_0$ $J_0 = K_0 = 1$
	0	0	1	1	1	0	1	x	1	x	x	1	
	0	1	0	1	1	1	1	1	x	x	0	1	
	0	1	1	0	0	0	0	0	x	x	1	x	
	1	0	0	0	0	0	1	x	1	0	x	1	
	1	0	1	0	1	0	0	x	1	1	x	x	
	1	1	0	0	1	1	1	x	1	x	0	1	
	1	1	1	1	1	0	0	x	0	x	1	x	
11	0	0	0	I_2	I_1	I_0	I_2	x	I_1	x	I_0	x	$J_2 = I_2$ $K_2 = I_2'$ $J_1 = I_1$ $K_1 = I_1'$ $J_0 = I_0$ $K_0 = I_0'$
	0	0	1	I_2	I_1	I_0	I_2	x	I_1	x	x	I_0'	
	0	1	0	I_2	I_1	I_0	I_2	x	x	I_1'	I_0	x	
	0	1	1	I_2	I_1	I_0	I_2	x	x	I_1'	x	I_0'	
	1	0	0	I_2	I_1	I_0	x	I_2'	I_1	x	I_0	x	
	1	0	1	I_2	I_1	I_0	x	I_2'	I_1	x	x	I_0'	
	1	1	0	I_2	I_1	I_0	x	I_2'	x	I_1'	I_0	x	
	1	1	1	I_2	I_1	I_0	x	I_2'	x	I_1'	x	I_0'	