

[Manage Quizzes](#) > [View Statistics](#)

View Statistics - Hybrid Quiz4 ▾

Include exempted users in stats

User Stats

Question Stats

Question Details

Question Details

Export to CSV

Export to Excel

Has Start Date

10/12/2019

Now

Has End Date

10/19/2019

Now

Apply

(Number of First Attempts: 29) [What do the statistics on this page mean?](#)

Question 1 Difficulty: 1

A generic computer architecture consists of these 3 main parts:

I/O system,
Processor and
display



➔ I/O system,
Processor and
Memory



Average Grade: 0.97 / 1 (96.55 %)
 Standard Deviation: 18.57 %
 Point Biserial: 0.58
 Discrimination Index: 12.50 %

Processor, keyboard
and display



Memory, keyboard
and display



Question 2 Difficulty: 1

CU (Control Unit) and ALU (Arithmetic and Logic Unit) reside in:

Memory



➔ CPU



Average Grade: 0.93 / 1 (93.1 %)
 Standard Deviation: 25.79 %
 Point Biserial: 0.51
 Discrimination Index: 25.00 %

I/O System



None of these



Question 3 Difficulty: 1

The Control Unit (CU) controls the operations based on a sequence of instructions stored in the Memory

Average Grade: 1 / 1 (100 %)

<input checked="" type="checkbox"/> True		29 (100 %)	Standard Deviation: 0.00 %
<input type="checkbox"/> False		0 (0 %)	Point Biserial: n/a
			Discrimination Index: 0.00 %

Question 4 Difficulty: 1

At the Control Unit (CU), the Instructions execution consists of three phases.

<input type="checkbox"/> Read, Execute, Write		2 (6.9 %)	Average Grade: 0.93 / 1 (93.1 %)
<input type="checkbox"/> Fetch, Read, Write		0 (0 %)	Standard Deviation: 25.79 %
<input checked="" type="checkbox"/> Fetch, Decode , Execute		27 (93.1 %)	Point Biserial: 0.35
			Discrimination Index: 25.00 %

Question 5 Difficulty: 1

Fetching Instruction means that the Instruction is read from the Memory

<input checked="" type="checkbox"/> True		25 (86.21 %)	Average Grade: 0.86 / 1 (86.21 %)
<input type="checkbox"/> False		4 (13.79 %)	Standard Deviation: 35.09 %
			Point Biserial: 0.75
			Discrimination Index: 50.00 %

Question 6 Difficulty: 1

In the CPU which part manipulates, changes, combines and calculates data value

<input type="checkbox"/> CU		0 (0 %)	Average Grade: 0.97 / 1 (96.55 %)
<input type="checkbox"/> MEMORY		1 (3.45 %)	Standard Deviation: 18.57 %
<input checked="" type="checkbox"/> ALU		28 (96.55 %)	Point Biserial: 0.58
			Discrimination Index: 12.50 %

Question 7 Difficulty: 1

CPU interfaces with the Memory and the I/O via:

<input type="checkbox"/> Address bus,		0 (0 %)	Average Grade: 0.97 / 1 (96.55 %)
<input type="checkbox"/> Address bus and Data Bus,		1 (3.45 %)	Standard Deviation: 18.57 %
<input checked="" type="checkbox"/> Address bus, Data Bus and Control Bus		28 (96.55 %)	Point Biserial: 0.13
			Discrimination Index: 12.50 %
<input type="checkbox"/> Control Bus Only		0 (0 %)	


Question 8 Difficulty: 1

For Motorola Processor, when 16 bit data is stored in memory, the most significant byte of the data is stored at the memory location specified by the effective address, and the least significant byte is stored at the effective address plus one. This is referred to as "big endian" format.

We want to store \$03E8 at address starting \$0050 , the data would appear like this:

Two different viewpoints of storing \$03E8 in memory


Example of big and little endian formats of a 16-bit number.



Picture1

Picture2

Which one of these pictures represents big endian Format.,



Average Grade: 0.93 / 1 (93.1 %)
 Standard Deviation: 25.79 %
 Point Biserial: 0.35
 Discrimination Index: 25.00 %

Question 9 Difficulty: 1

Data Bus is is bidirectional



Average Grade: 1 / 1 (100 %)
 Standard Deviation: 0.00 %
 Point Biserial: n/a
 Discrimination Index: 0.00 %

Question 10 Difficulty: 1

Address Bus is is bidirectional



Average Grade: 1 / 1 (100 %)
 Standard Deviation: 0.00 %
 Point Biserial: n/a
 Discrimination Index: 0.00 %