

COEN 311 – COMPUTER ORGANIZATION AND SOFTWARE

MID-TERM EXAMINATION

Winter 2019

STUDENT IDENTIFICATION

First Name	Surname	ID Number

EXERCISE 1

Give the result of the following set of 2's complement additions. Indicate if an overflow occurs.

Addition	Result	Overflow ?
1111 1101 + 0010 0011	0010 0000	No
0100 1001 + 0011 1000	1000 0001	Yes

EXERCISE 2

A and B are real numbers in single precision format (ieee-754 floating point). Give the hexadecimal representation of their ieee-754 floating point sum.

Item	Value
A	0x3FC00000
B	0x3FE00000
A + B	0x40500000

EXERCISE 3

The following table presents different cache memories. The address bus is 16 bits wide. Fill the table with appropriate values. Leave blank when field does not apply.

Size	Type	Nb Sets	Nb bytes per block	Tag Address Width	Set/Group Address Width	Byte Address Width
16 kB	Direct Mapped	N/A	16	2	10	4
16 kB	Set Associative	4-way	16	4	8	4

EXERCICE 4

Assume:

PC = \$2DF8

SR = \$0004

(a0, a1, a2, a3) = (\$00000000, \$00000002, \$00000004, \$FFFF0006)

(d0, d1, d2, d3) = (\$00000002, \$00000004, \$00000006, \$FFFF0007)

Provide the hex code for each of the following SIM68 instruction. Refer to the SIM68 Card provided in appendix

Instruction	Hex Code
movea d2, a2	\$3442
beq \$2DF0	\$67F6
sub d1, d0	\$9041
adda d0, a3	\$D6C0

EXERCICE 5

Consider the following SIM68 assembly code.

01		org	\$0000
02	_main	sub	d0, d0
03		move	N(a0), d3
04		move	DECR(a0), d1
05		movea	d3, a0
06		move	d0, d3
07	LOOP	move	VALS(a0), d2
08		cmp	d0, d2
09		beq	THEN
10		add	d2, d3
11	THEN	adda	d1, a0
12		bgt	LOOP
13		movea	d0, a0
14		move	d3, SUM(a0)
15		move	EXIT(a0), d0
16		trap	#0
17	N	dc	20
18	DECR	dc	-6
19	VALS	dc	1, 2, 0, 4, 0, 6, 0, 8, 0, 10, 11
20	EXIT	dc	3
21	SUM	ds	1
22		end	

What is the value taken by (d0, d1, d2, d4) when the program terminates?

Data Registers	Value in hex (low order word)
d0	\$0003
d1	\$FFFA
d2	\$0000 (\$0002)
d3	\$0013 (\$0015)

APPENDIX

Arithmetic Instructions

Add: Mnemonic **add** or **adda**.

Format	Bit Assignment					Length
F1	OP ₄	drn ₃	om ₃	sMS ₆		1
	1101	ddn ₃	001	000	sdn ₃	
	1101	dan ₃	011	000	sdn ₃	

Subtract: Mnemonic **sub**.

Format	Bit Assignment					Length
F1	OP ₄	drn ₃	om ₃	sMS ₆		1
	1001	ddn ₃	001	000	sdn ₃	

Multiplication: Mnemonic **mults**.

Format	Bit Assignment					Length
F3	OP ₄	drn ₃	OP ₃	sMS ₆		1
	1100	ddn ₃	111	000	sdn ₃	

Division: Mnemonic **divs**.

Format	Bit Assignment					Length
F3	OP ₄	drn ₃	OP ₃	sMS ₆		1
	1000	ddn ₃	111	000	sdn ₃	

Comparison: Mnemonic **cmp**.

Format	Bit Assignment						Length
F2	OP ₄	ddn ₃	OP ₁	om ₂	sMS ₆		1
	1011	ddn ₃	0	01	000	sdn ₃	

Moving instructions

Swap: Mnemonic **swap**.

Format	Bit Assignment	Length				
F7	<table border="1"> <tr> <td>OP₁₃</td> <td>dn₃</td> </tr> <tr> <td>0100100001000</td> <td>dn₃</td> </tr> </table>	OP ₁₃	dn ₃	0100100001000	dn ₃	1
OP ₁₃	dn ₃					
0100100001000	dn ₃					

Register-to-Register Transfers: Mnemonic **move** or **movea**.

Format	Bit Assignment	Length																														
F4	<table border="1"> <tr> <td>OP₂</td> <td>om₂</td> <td>drn₃</td> <td>dmd₃</td> <td colspan="2">sMS₆</td> </tr> <tr> <td>00</td> <td>11</td> <td>ddn₃</td> <td>000</td> <td>000</td> <td>sdn₃</td> </tr> <tr> <td>00</td> <td>11</td> <td>dan₃</td> <td>001</td> <td>000</td> <td>sdn₃</td> </tr> <tr> <td>00</td> <td>11</td> <td>ddn₃</td> <td>000</td> <td>001</td> <td>san₃</td> </tr> <tr> <td>00</td> <td>11</td> <td>dan₃</td> <td>001</td> <td>001</td> <td>san₃</td> </tr> </table>	OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆		00	11	ddn ₃	000	000	sdn ₃	00	11	dan ₃	001	000	sdn ₃	00	11	ddn ₃	000	001	san ₃	00	11	dan ₃	001	001	san ₃	1, 2, 3
OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆																												
00	11	ddn ₃	000	000	sdn ₃																											
00	11	dan ₃	001	000	sdn ₃																											
00	11	ddn ₃	000	001	san ₃																											
00	11	dan ₃	001	001	san ₃																											

Register-to-Memory Transfers: Mnemonic **move**.

Format	Bit Assignment	Length																				
F4	<table border="1"> <tr> <td>OP₂</td> <td>om₂</td> <td>drn₃</td> <td>dmd₃</td> <td colspan="2">sMS₆</td> </tr> <tr> <td>00</td> <td>11</td> <td>dan₃</td> <td>101</td> <td>000</td> <td>sdn₃</td> <td>displacement₁₆</td> </tr> <tr> <td>00</td> <td>11</td> <td>dan₃</td> <td>101</td> <td>001</td> <td>san₃</td> <td>displacement₁₆</td> </tr> </table>	OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆		00	11	dan ₃	101	000	sdn ₃	displacement ₁₆	00	11	dan ₃	101	001	san ₃	displacement ₁₆	1, 2, 3
OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆																		
00	11	dan ₃	101	000	sdn ₃	displacement ₁₆																
00	11	dan ₃	101	001	san ₃	displacement ₁₆																

Memory-to-Register Transfers: Mnemonic **move** or **movea**.

Format	Bit Assignment	Length																				
F4	<table border="1"> <tr> <td>OP₂</td> <td>om₂</td> <td>drn₃</td> <td>dmd₃</td> <td colspan="2">sMS₆</td> </tr> <tr> <td>00</td> <td>11</td> <td>ddn₃</td> <td>000</td> <td>101</td> <td>san₃</td> <td>displacement₁₆</td> </tr> <tr> <td>00</td> <td>11</td> <td>dan₃</td> <td>001</td> <td>101</td> <td>san₃</td> <td>displacement₁₆</td> </tr> </table>	OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆		00	11	ddn ₃	000	101	san ₃	displacement ₁₆	00	11	dan ₃	001	101	san ₃	displacement ₁₆	1, 2, 3
OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆																		
00	11	ddn ₃	000	101	san ₃	displacement ₁₆																
00	11	dan ₃	001	101	san ₃	displacement ₁₆																

Memory-to-Memory Transfers: Mnemonic **move**.

Format	Bit Assignment	Length														
F4	<table border="1"> <tr> <td>OP₂</td> <td>om₂</td> <td>drn₃</td> <td>dmd₃</td> <td colspan="2">sMS₆</td> </tr> <tr> <td>00</td> <td>11</td> <td>ddn₃</td> <td>101</td> <td>101</td> <td>san₃</td> <td>sdisp₁₆</td> <td>ddisp₁₆</td> </tr> </table>	OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆		00	11	ddn ₃	101	101	san ₃	sdisp ₁₆	ddisp ₁₆	1, 2, 3
OP ₂	om ₂	drn ₃	dmd ₃	sMS ₆												
00	11	ddn ₃	101	101	san ₃	sdisp ₁₆	ddisp ₁₆									

Branching Instructions

Unconditional branch: Mnemonic **bra**.

Format	Bit Assignment			Length
F5	OP ₄	Cond ₄	Displacement ₈	1, 2
	0110	0000	displacement ₈	
	0110	0000	00000000	displacement ₁₆

Branch on equal: Mnemonic **beq**, branches if (Z=1).

Format	Bit Assignment			Length
F5	OP ₄	Cond ₄	Displacement ₈	1, 2
	0110	0111	displacement ₈	
	0110	0111	00000000	displacement ₁₆

Branch on greater than: Mnemonic **bgt**, branches if (Z, N, O) = (0, 0, 0) or (0, 1, 1).

Format	Bit Assignment			Length
F5	OP ₄	Cond ₄	Displacement ₈	1, 2
	0110	1110	displacement ₈	
	0110	1110	00000000	displacement ₁₆

Branch on less than: Mnemonic **blt**; branches if (N, O) = (0, 1) or (1, 0).

Format	Bit Assignment			Length
F5	OP ₄	Cond ₄	Displacement ₈	1, 2
	0110	1101	displacement ₈	
	0110	1101	00000000	displacement ₁₆

Stop and Dump: Mnemonic **trap**.

Format	Bit Assignment		Length
F6	OP ₁₂	V ₄	1
	010011100100	0000	

d0₁₆ = {0, 1, 2, 3} eq. {mem and reg, mem, reg, stop}