

Quiz 1
Fall 2015

Even

- Q1. The next figure shows the state diagram of a logic circuit which has a unique one-bit external input x . **25 points**
- Start off by deriving the state table of the circuit. Then, assuming that JK flip-flops are to be used in the implementation, extend the state table with the excitation table of the circuit.
 - Find simplified expressions for each flip-flop inputs.


SOLUTION:

1. **13 points** Map the FSM logic diagram to State table.
To find the excitation table, fill the J and K columns using:
A) the “copy & paste recipe:”

- $J = \text{next state}$ if present state is 0
- $J = \text{don't care (x)}$ if present state is 1
- $K = \text{don't care (x)}$ if present state is 0
- $K = \text{complement of the next state}$ if present state is 1

... or B) The JK FF Excitation Table, i.e.:

	if $Q^n = 0$	if $Q^n = 1$
J =	[1] Q^{n+1}	[2] x
K =	[3] x	[4] $(Q^{n+1})'$



	A^n	B^n	X	A^{n+1}	B^{n+1}	J_A	K_A	J_B	K_B
(0)	0	0	0	0	1	0	x	1	x
(1)	0	0	1	1	0	1	x	0	x
(2)	0	1	0	0	1	0	x	x	0
(3)	0	1	1	0	0	0	x	x	1
(4)	1	0	0	0	0	x	1	0	x
(5)	1	0	1	1	0	x	0	0	x
(6)	1	1	0	x	x	x	x	x	x
(7)	1	1	1	x	x	x	x	x	x

2. **12 points** Find simplified expressions for each flip-flop inputs

J_A

BX	00	01	11	10
A	0	1	3	2
0	0	1	0	0
1	x	x	x	x

$J_A = B'X$

K_A

BX	00	01	11	10
A	0	1	3	2
0	x	x	x	x
1	1	0	x	x

$K_A = X'$

J_B

BX	00	01	11	10
A	0	1	3	2
0	1	0	x	x
1	0	0	x	x

$J_B = A'X'$

K_B

BX	00	01	11	10
A	0	1	3	2
0	x	x	1	0
1	x	x	x	x

$K_B = X$

OR

$J_1 = X Q_0'$

$Q_1 \backslash Q_0$	00	01	11	10
X = 0	0	0	x	x
X = 1	1	0	x	x

$K_1 = X'$

$Q_1 \backslash Q_0$	00	01	11	10
X = 0	x	x	x	1
X = 1	x	x	x	0

$J_0 = X' Q_1'$

$Q_1 \backslash Q_0$	00	01	11	10
X = 0	1	x	x	0
X = 1	0	x	x	0

$K_0 = X$

$Q_1 \backslash Q_0$	00	01	11	10
X = 0	x	0	x	x
X = 1	x	1	x	x

P2. **25 points** Design a 3-bit shift right register which has a data input *Serial In* and a control input “Sh” (shift). The operation of the sequential circuit is described in the functional Table 1. Design the sequential circuit using three D flip-flops.

- (P2.1.) **6 pts** Provide the *equations for the next state variables* of the D flip-flops $\{Q_i^{n+1}, i = [0, 1, 2]\}$
- (P2.2.) **13 pts** Draw the logic diagram of the circuit that you designed; explain your work.
- (P2.3.) **6 pts** Design a D flip-flop using a T flip-flop; draw the logic diagram of your designed D FF.
- (P2.4.)




Table 1.



Sh	Function	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}
0	Preserve (hold) present state	Q_2^n	Q_1^n	Q_0^n
1	Shift Right	Serial In	Q_2^n	Q_1^n

$$Q_2^{n+1} = Sh' Q_2^n + Sh \cdot \text{Serial In}$$

$$Q_1^{n+1} = Sh' Q_1^n + Sh \cdot Q_2^n$$

$$Q_0^{n+1} = Sh' Q_0^n + Sh \cdot Q_1^n$$

(P2.2.) Draw the logic diagram of the circuit that you designed. **13 pts**



(P2.3) **6 pts** Design a D flip-flop using a T flip-flop; draw the logic diagram of your designed D FF

Q^n	D	Q^{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

$$T = \overline{Q^n} \cdot D + Q^n \cdot \overline{D}$$

$$T = Q^n \oplus D$$

