
Chapter 6

Registers & Counters

Registers





Fig. 1-1 Transfer of information with registers

Registers

- Multiple flip flops can be combined to form a **data register**
- **Shift registers** allow data to be transported one bit at a time
- **Registers** also allow for parallel transfer
 - Many bits transferred at the same time
- **Basic components of most computers**


Parallel versus Serial

- Serial communications, transfers a binary number as a sequence of binary digits, one after another, through one data line.
- One Circuit is necessary to represent any binary number




Parallel versus Serial

→ Parallel communications



–Transfers a binary number through multiple data lines at the same time.



Register with Parallel Load

- Register: **Group of Flip-Flops**
- Ex: D Flip-Flops
- **Holds 4 bits of Data**
- Loads in Parallel on Clock Transition
- **Asynchronous Clear (Reset)**

1
1





Fig. 6-1 4-Bit Register

Register with Parallel Load

- Register: **Group of Flip-Flops**
- Ex: D Flip-Flops
- **Holds 4 bits of Data**
- Loads in Parallel on Clock Transition
- **Asynchronous Clear (Reset)**



Shift Registers

- Cascade chain of Flip-Flops
- Bits travel on positive edges (in this example)
- Serial in (SI) – Serial out (SO)





Fig. 6-3 4-Bit Shift Register

Full Adder (see other implementations in Chap. 2)

Truth Table				
x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

→ The Full-adder is combinational circuit



Full Adder (see other implementations in Chap. 2)




Fig. 4-6 Maps for Full Adder

Full Adder (see other implementations in Chap. 2)




Fig. 4-7 Implementation of Full Adder in Sum of Products

Full Adder (same as in Chap. 2)





Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

Full Adder (see other implementations in Chap. 2)

Truth Table				
x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

→ The Full-adder is combinational circuit



Serial Addition (D Flip-Flop)

- Slower than parallel
- Low cost
- Share fast hardware on slow data




Fig. 6-5 Serial Adder

Transition Tables

J-K Flip-Flop Transition Table

J	K	Q_{n+1}	Function
0	0	Q_n	No change
0	1	0	RESET
1	0	1	SET
1	1	Q'_n	complement (also Toggle)

- we indicate the present and next Q-output. If the flip-flop toggles or holds, we indicate that binary value.
- Also note that we need to determine both the J and K inputs.
- The “X” indicates “Don’t Care” states (can be ‘1’ or ‘0’ input).

J-K FLIP-FLOP		
Present	Next	Input J K
0	→ 0	0 X
0	→ 1	1 X
1	→ 0	X 1
1	→ 1	X 0

Designing a JK Serial Adder

- $J_Q = x \cdot y$
- $K_Q = x' \cdot y' = (x+y)'$
- $S = x \oplus y \oplus Q$

Present State	Inputs		Next State	Output	Flip_Flop Inputs	
Q	x	y	Q	S	J_Q	K_Q
0	0	0	0	0	0	x
0	0	1	0	1	0	x
0	1	0	0	1	0	x
0	1	1	1	0	1	x
1	0	0	0	1	x	1
1	0	1	1	0	x	0
1	1	0	1	0	x	0
1	1	1	1	1	x	0

New Serial Adder




Fig. 6-6 Second form of Serial Adder

Counters

- **Counter**: A register that goes through a prescribed series of states
- **Two main types of counters**
 - 1- **asynchronous counters**: also known as Ripple counters
 - 2- **Synchronous counters**
 - **Asynchronous counters (*Ripple counters*)**
 - Flip flop output serves as a clock for triggering connected flip flops
 - ***Synchronous counters***
 - All flip flops are triggered by a **clock signal at the same time**
- **Synchronous counters are more widely used**

Asynchronous Counters

- Each Flip flop output controls the CLK input of the next Flip flop.
- Flip flop do not change states in exact synchronism with the applied clock pulses.
- *Ripple counter* due to the way the flip flops respond one after another in a kind of rippling effect.

A ₃	A ₂	A ₁	A ₀
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0

Binary Ripple Counter

- Reset signal sets all outputs to 0
- Count signal toggles output of low-order flip flop
- Low-order flip flop provides trigger for adjacent flip flop
- Not all flops change value simultaneously
 - Lower-order flops change first





Fig. 6-8 4-Bit Binary Ripple Counter

Binary Counters

Counters produce a fixed sequence of binary digits, or states.


Counters are normally designed to recycle or restart the sequence.

Example:



Binary Counters: Modulus

- The number of output states is called the MODULUS, or MOD.
 - For example, a mod-6 counter has 6 unique output states → what's the max MOD ?



Counter Sequences

→ *Full Sequence Count*



refers to a natural count that includes all possible binary numbers. It's modulus is the same as its maximum modulus.

→ *A Truncated Sequence Count*

when the modulus is less than its maximum, or where less than all possible binary numbers are used.


Binary Counters: Up/Down

A sequential count refers to a natural numerical count. The sequence can be Up or Down:



Counter State Diagram

- Counter states are sequential, where an output state will follow another in a sequence.
- State Diagrams are used to present the sequence of these states.



State Diagram

Counter State Table

- A State Table is another means of presenting state sequences.
- As with the state diagram, the state table will help determine the next output based on the present output state.

State Table

Current			Next		
Q_c	Q_b	Q_a	Q_c	Q_b	Q_a
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0

Design Procedure

- 1- Obtain from a (given) state table,
 - (i) the state diagram and
 - (ii) transition table
- 2- Provide the required input to each of the flip-flops by **utilizing the outputs of any of the other flip-flops.**
- 3- Use external gates, to detect specific, usable sequences of flip-flop outputs to create the necessary next input levels. (How to create inputs from outputs)
- 4- Use K-Maps to record and simplify the available outputs to create the inputs.
- 5- Implement the Circuit (i.e. Diagram)

Transition Tables


- By using K-Maps, we no longer need to utilize the toggling mode of a flip-flop (as in asynchronous). This allows us to use any edge triggered flip-flop to create the non-sequential counter.
- We need to know how the different flip-flops respond to various input states, based on their **current state**.

Building a Transition Table

- Building a Transition Table is done using the Function Tables of the Flip-Flops.
- Where the Function Table indicates “Q”, “Q’” or “No Change”, we indicate the binary value.

D Flip flop


- Output changes only on the clock transition



Symbol

D	Q_{n+1}
0	0
1	1

D	CLK	Q	Q'
0	↑	0	1
1	↑	1	0
X	0	Q_0	Q_0'



D Flip flop can be implemented using SR

$$S = D$$

$$R = D'$$


Transition Table: Example with D Flip Flop

D-FLIP-FLOP		
Present	Next	Input
0	→ 0	0
0	→ 1	1
1	→ 0	0
1	→ 1	1

- we indicate the present and the next states of the outputs.
- The input states indicates the required D input to produce the next state.

JK Flip flop

Symbol



J	K	Q_{n+1}	Function
0	0	Q_n	No change
0	1	0	RESET
1	0	1	SET
1	1	Q'_n	complement (also Toggle)

Same as SR except for
 $K=J= 1$ the JK flip flop will
Output the opposite state of
 Q_n .

- Q_n = state *before* positive edge
- Q_{n+1} = state *after* positive edge

If $Q_n = 1$ then $Q_{n+1} = 0$

If $Q_n = 0$ then $Q_{n+1} = 1$

Transition Tables

J-K Flip-Flop Transition Table

- we indicate the present and next Q-output. If the flip-flop toggles or holds, we indicate that binary value.
- Also note that we need to determine both the J and K inputs.
- The “X” indicates “Don’t Care” states (can be ‘1’ or ‘0’ input).

J-K FLIP-FLOP		
Present	Next	Input J K
0	→ 0	0 X
0	→ 1	1 X
1	→ 0	X 1
1	→ 1	X 0

J-K Flip Flop Transition Table

J-K FLIP-FLOP		
Present	Next	Input J K
0	→ 0	0 X
0	→ 1	1 X
1	→ 0	X 1
1	→ 1	X 0

States

Hold or Reset

Toggle or Set


Toggle or Reset

Hold or Set

→ each output of the J-K Flip-Flop is the result of 2 possible states.

Building a K-Map with D Flip Flop

- To build a K-Map, we first need:
 - 1- State Diagram of the output sequence
 - 2- State Table of the output sequence
 - 3- Transition Table for the Flip-Flop we intend to use (here D ff)
 - Present and Next outputs
 - Necessary inputs to create Next outputs




Present			Next		
Q_C	Q_B	Q_A	Q_C	Q_B	Q_A
0	0	0	0	1	0
0	1	0	1	1	0
1	1	0	0	0	1
0	0	1	0	0	0

D-FLIP-FLOP		
Present	Next	Input
0	→ 0	0
0	→ 1	1
1	→ 0	0
1	→ 1	1

Building a K-Map for D Flip Flop: **Step 1**

- Draw the State Table and State Diagram of the output sequence.



State Diagram

Present	Next
$Q_C Q_B Q_A$	$Q_C Q_B Q_A$
0 0 0	0 1 0
0 1 0	1 1 0
1 1 0	0 0 1
0 0 1	0 0 0

State Table

Building the K-Map : Step 2

- Determine the type of Flip-Flop and its Transition Table. For our example, we use the D Flip-Flop:

D-FLIP-FLOP		
Present	Next	Input
0	→	0
0	→	1
1	→	0
1	→	1

Transition Table

Building the K-Map: Step 3

•Build the State Table with the inputs indicated:

D-FLIP-FLOP		
Present	Next	Input
0	→ 0	0
0	→ 1	1
1	→ 0	0
1	→ 1	1

Present			Next			Input		
Q_C	Q_B	Q_A	Q_C	Q_B	Q_A	D_C	D_B	D_A
0	0	0	0	1	0	0	1	0
0	1	0	1	1	0	1	1	0
1	1	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0

Building the K-Map: Step 4

Build a K-Map for each output:

Present			Next			Input		
Q_C	Q_B	Q_A	Q_C	Q_B	Q_A	D_C	D_B	D_A
0	0	0	0	1	0	0	1	0
0	1	0	1	1	0	1	1	0
1	1	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0

$Q_C Q_B$		Q_A	
		0	1
00	01	0	0
11	10	1	X
		0	X
		X	X

D_C

$Q_C Q_B$		Q_A	
		0	1
00	01	1	0
11	10	1	X
		0	X
		X	X

D_B

$Q_C Q_B$		Q_A	
		0	1
00	01	0	0
11	10	0	X
		1	X
		X	X

D_A

Building the K-Map: Step 5

determine the simplified SOP for the inputs.

$Q_C Q_B \backslash Q_A$	0	1
00	0	0
01	1	X
11	0	X
10	X	X

D_C

$$D_C = Q'_C Q_B$$

$Q_C Q_B \backslash Q_A$	0	1
00	1	0
01	1	X
11	0	X
10	X	X

D_B

$$D_B = Q'_C Q'_A$$


$Q_C Q_B \backslash Q_A$	0	1
00	0	0
01	0	X
11	1	X
10	X	X

D_A

$$D_A = Q_C$$


Implementation Diagram

- Draw the Circuit Diagram
- Verify its operations.



Design: Synchronous BCD

- Design a BCD counter using T Flip Flop



Design: Synchronous BCD

- State table

Current State				Next State				T-FF inputs			
Q ₈	Q ₄	Q ₂	Q ₁	Q ₈	Q ₄	Q ₂	Q ₁	T ₈	T ₄	T ₂	T ₁
0	0	0	0	0	0	0	1				
0	0	0	1	0	0	1	0				
0	0	1	0	0	0	1	1				
0	0	1	1	0	1	0	0				
0	1	0	0	0	1	0	1				
0	1	0	1	0	1	1	0				
0	1	1	0	0	1	1	1				
0	1	1	1	1	0	0	0				
1	0	0	0	1	0	0	1				
1	0	0	1	0	0	0	0				

Design: Synchronous BCD

- We can use the sequential logic model to design a synchronous BCD counter with T flip-flops. Below is the State Table.

Current State				Next State				T-FF inputs			
Q ₈	Q ₄	Q ₂	Q ₁	Q ₈	Q ₄	Q ₂	Q ₁	T ₈	T ₄	T ₂	T ₁
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1

- Don't care states have been left out here.
-

Synchronous BCD (Continued)

- Use K-Maps to minimize the next state function:





$$T_8 = Q_8 \bullet Q_1 + Q_4 \bullet Q_2 \bullet Q_1$$

$$T_4 = Q_2 \bullet Q_1$$

$$T_2 = Q_8' \bullet Q_1$$


$$T_1 = "1"$$

Note: Don't Cares are included here.



Synchronous BCD (Continued)

- The minimized circuit:



Asynchrone, BCD Counter





Fig. 6-9 State Diagram of a Decimal BCD-Counter



Decimal (BCD) Counter




Fig. 6-9 State Diagram of a Decimal BCD-Counter





Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter

Counter with Parallel load



More BCD Counters (with Parallel Load)







Fig. 6-15 Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

Johnson Counter





Q ₂	Q ₁	Q ₀	CLOCK pulse
0	0	0	0
1	0	0	1
1	1	0	2
1	1	1	3
0	1	1	4
0	0	1	5
0	0	0	6
1	0	0	7
1	1	0	8
·	·	·	·
·	·	·	·
·	·	·	·

(c)




(d)

Ring Counter



Q ₃	Q ₂	Q ₁	Q ₀	CLOCK pulse
1	0	0	0	0
0	1	0	0	1
0	0	1	0	2
0	0	0	1	3
1	0	0	0	4
0	1	0	0	5
0	0	1	0	6
0	0	0	1	7
.
.

(c)



(d)

Sequential Logic Circuits: Examples

Note:

In addition to the examples presented here other examples were discussed in the class:

- Asynchronous counters (5 examples are discussed in the class)
- Synchronous counters (5 examples are discussed in the class)
- Steps for building synchronous counters (comprehensive examples with animation is used here to show the steps with the D flip Flops)