

Université d'Ottawa  
Faculté de génie

École de science informatique  
et de génie électrique



uOttawa

L'Université canadienne  
Canada's university

University of Ottawa  
Faculty of Engineering

School of Electrical Engineering  
and Computer Science

**CEG2136: Computer Architecture I / CEG2536: Architecture des Ordinateurs I**

MIDTERM EXAMINATION / Duration: 1 hour and 30 minutes

Professors: Voicu Groza, Sawsan Abdul-Majid and Michel Saydé

- Closed book exam. All electronic devices including calculators are not allowed.
- If in doubt how to interpret a question, make an assumption and elaborate your solution based on this hypothesis. Explain all your assumptions and well define the symbols used.

**Question 1 (20 points)** Give full marking for correct results (highlighted below), even though no explanations would be provided

A. Express  $-18.125$  in floating point in accordance with the Standard IEEE 754 (32 bits). Show the:  
a- Binary value:

2  $-(10010.001)_2$  or 2's compl 1 01101.111 or Sign magnitude 1 10010.001

b- Normalized value:

2  $(1.0010001)_2$   $(\times 10^{100})_2$  or  $(1.0010001)_2 \times 2^4$

c- Mantissa:

2  $(0010001)_2$

d- Exponent:

3  $(10000011)_2 = (131)_{10} = 127+4$

e- Content of the 32-bit register in binary

3 1100 0001 1001 0001 0000 0000 0000 0000

f- Content of the 32-bit register in hexadecimal

2 C1910000

B. 2 pts For ODD Parity error detection, which one(s) of the following four sequences will trigger an error detection?

- a- 1011011100110 1 pt  
b- 0111010101101 1 pt (a and b)  
c- 1001100110110  
d- 0110011001101

C. 2 pts What is the range of representable numbers for signed numbers in a 9-bit register?

- a- 0 to 511  
b- -512 to 511  
c- -256 to 255  
d- 0 to 512

D. 2 pts For the negative number  $(-12.75)_{10}$ , which one of the following binary numbers is its representation in signed magnitude format in a 10-bit register?

- a- 11110011.00  
b- 10001100.11  
c- 11110011.01  
d- 00001100.11

**Question 2 (14 points)**

- A. List the truth table of three – variable exclusive-OR (XOR) function, where X is the output, and A, B, and C are the inputs **8 pts = 1 pt for each row**

A	B	C	X	
0	0	0	0	1 pt
0	0	1	1	1 pt
0	1	0	1	1 pt
0	1	1	0	1 pt
1	0	0	1	1 pt
1	0	1	0	1 pt
1	1	0	0	1 pt
1	1	1	1	1 pt

- B. **4 pts** Complete the following statements:

1: **2 pts** Logic functions can be represented by:

...**0.5 pt** ...Logic (Boolean) expressions, .....**0.5 pt** ...truth tables .....

...**0.5 pt** .....K-maps..... and ...**0.5 pt** logic diagrams (schematics).....

2: **2 pts** .....Prime Implicant..... is an implicant which cannot be totally covered by another implicant.

- C. **2 pts** In a real practical combinational circuit, the output is **(give 2 points for any of the two highlighted answers)**:

1- Time-dependent and does only depend on the circuit's input

2- Time-independent and does only depend on the circuit's input **(1 or 2)**

3- Time –independent and does not depend on the circuit's input

**Question 3 (30 points)**

8-bit registers are used in this question to store numbers expressed in 2's complement representation.

- (a) **12 pts** Convert the following signed numbers to binary using 2's complement representation.

A = (+70) <sub>10</sub>	<b>2</b>	0	1	0	0	0	1	1	0											
B = (-70) <sub>10</sub>	<b>4</b>	1	0	1	1	1	0	1	0											
C = (+80) <sub>10</sub>	<b>2</b>	0	1	0	1	0	0	0	0											
D = (-80) <sub>10</sub>	<b>4</b>	1	0	1	1	0	0	0	0											

- (b) **12 pts** Perform the following arithmetic operations in signed-2's complement representation, keeping in mind that the results are represented with 8 bits too; show operations and results (including intermediary steps), both in binary and in decimal.

$$Y = A + C$$

**6**

	Cy8	Cy7	Cy6	Cy5	Cy4	Cy3	Cy2	Cy1	Cy0			
Cy	1	0	0	0	0	0	0					
A		0	1	0	0	0	1	1	0		+70	
C		0	1	0	1	0	0	0	0		+80	
Y	<b>4</b>	1	0	0	1	0	1	1	0		+150	<b>2</b>

$$Z = C + D$$

**6**

	Cy8	Cy7	Cy6	Cy5	Cy4	Cy3	Cy2	Cy1	Cy0			
Cy	1	1	1	1	0	0	0	0				
C		0	1	0	1	0	0	0	0		+80	
D		1	0	1	1	0	0	0	0		-80	
Z	<b>4</b>	0	0	0	0	0	0	0	0		0	<b>2</b>

- (c) **6 pts** Is there any overflow in Y and/or Z **2 pts**? Justify your answer **2 pts**. How would a computer detect overflows in these operations? **2 pts**

Yes, there is overflow in Y **1 pt**, since the sum Y is out of range:  $+150 > 127$  (max  $>0$  with 8 bits); also we obtained a negative sign bit from the addition of 2 positive numbers! **1 pt**.

No overflow in Z **1 pt** since we added two numbers with different signs, and, of course, the result  $Z = 0$  is in the range of signed numbers with 8 bits  $[-128, +127]$  **1 pt**.

Overflow Detection Expressions:

1. if  $(\text{Sgn}A = \text{Sgn}B) \neq \text{Sgn}S \rightarrow \text{Overflow} = (\text{Sgn}A' \cdot \text{Sgn}B' \cdot \text{Sign}S + \text{Sgn}A \cdot \text{Sgn}B \cdot \text{Sgn}S')$  **1 pt**.

2. if the carry bits TO & FROM the sign bit are different

$$(\text{Cy}_8 \cdot \text{Cy}'_7 + \text{Cy}'_8 \cdot \text{Cy}_7) = (\text{Cy}_8 \oplus \text{Cy}_7)$$
 **1 pt**

**Question 4 (36 points)**

1. **20 points** Design a one-digit BCD counter using four T flip-flops and any kind of logic gates that you may need.

a. Provide the excitation table of the BCD counter and the equations of the inputs of the T flip-flops ( $T_3, T_2, T_1$  and  $T_0$ ).

10pts	1/2	1/2	1/2	1/2	1pt	1pt	1pt	1pt	1pt	1pt	1pt	1pt	if not BCD, give 5 pts not 10 pts	5pts
	$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3^+$	$Q_2^+$	$Q_1^+$	$Q_0^+$	$T_3$	$T_2$	$T_1$	$T_0$		
0	0	0	0	0	0	0	0	1	0	0	0	1	<b>Using don't care states for</b> 10, 11, 12, 13, 14, 15	
1	0	0	0	1	0	0	1	0	0	0	1	1		
2	0	0	1	0	0	0	1	1	0	0	0	1	$T_0 = 1$	1pt
3	0	0	1	1	0	1	0	0	0	1	1	1	$T_1 = Q_3' \cdot Q_0$	1pt
4	0	1	0	0	0	1	0	1	0	0	0	1	$T_2 = Q_1 \cdot Q_0$	1pt
5	0	1	0	1	0	1	1	0	0	0	1	1	$T_3 = Q_3 \cdot Q_0 + Q_2 \cdot Q_1 \cdot Q_0$	2pts
6	0	1	1	0	0	1	1	1	0	0	0	1		
7	0	1	1	1	1	0	0	0	1	1	1	1		
8	1	0	0	0	1	0	0	1	0	0	0	1	<b>Or, if return to 0000 from any of</b> the states 10, 11, 12, 13, 14, 15	
9	1	0	0	1	0	0	0	0	1	0	0	1		
10	1	0	1	0	x/0	x/0	x/0	x/0	x/1	x/0	x/1	x/0	$T_0 =$	
11	1	0	1	1	x/0	x/0	x/0	x/0	x/1	x/0	x/1	x/1	$T_1 = Q_3' \cdot Q_0 + Q_3 \cdot Q_1$	
12	1	1	0	0	x/0	x/0	x/0	x/0	x/1	x/1	x/0	x/0	$T_2 = Q_3' \cdot Q_1 \cdot Q_0 + Q_3 \cdot Q_2$	
13	1	1	0	1	x/0	x/0	x/0	x/0	x/1	x/1	x/0	x/1	$T_3 = Q_3 \cdot Q_0 + Q_2 \cdot Q_1 \cdot Q_0 + Q_3 \cdot Q_2 + Q_3 \cdot Q_1$	
14	1	1	1	0	x/0	x/0	x/0	x/0	x/1	x/1	x/1	x/0		
15	1	1	1	1	x/0	x/0	x/0	x/0	x/1	x/1	x/1	x/1		

$T_3$

$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	01	11	10
	0	1	3	2
00	0	0	0	0
	4	5	7	6
01	0	0	1	0
	12	13	15	14
11	x	x	x	x
	8	9	11	10
10	0	1	x	x

$T_2$

$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	01	11	10
	0	1	3	2
00	0	0	1	0
	4	5	7	6
01	0	0	1	0
	12	13	15	14
11	x	x	x	x
	8	9	11	10
10	0	0	x	x

$T_1$

$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	01	11	10
	0	1	3	2
00	0	1	1	0
	4	5	7	6
01	0	1	1	0
	12	13	15	14
11	x	x	x	x
	8	9	11	10
10	0	0	x	x

$T_0$

$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	01	11	10
	0	1	3	2
00	0	0	0	0
	4	5	7	6
01	0	0	1	0
	12	13	15	14
11	1	1	1	1
	8	9	11	10
10	0	1	1	1


$T_3$

$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	01	11	10
	0	1	3	2
00	0	0	1	0
	4	5	7	6
01	0	0	1	0
	12	13	15	14
11	1	1	1	1
	8	9	11	10
10	0	0	0	0

$T_2$

$Q_1 Q_0$	00	01	11	10
$Q_3 Q_2$	00	01	11	10
	0	1	3	2
00	0	1	1	0
	4	5	7	6
01	0	1	1	0
	12	13	15	14
11	0	0	1	1
	8	9	11	10
10	0	0	1	1

**5pts** Draw the combinational circuits that implement the excitation equations of the T flip-flops inside the corresponding boxes CC0, CC1, CC2 and CC3.



2. **16 points** Design a 4-bit multifunction register whose operation is described in the following table, where s, u and v are three control bits. Using the proper digital components (encoders, decoders, multiplexers, etc.), logic gates, and T flip-flops, **draw** a detailed diagram of the logic circuit of the register.

	s	u	v	Operation
2 pts	0	0	0	No change = stores current state
2 pts	0	0	1	Synchronous reset/clear ( $0 \rightarrow Q_3Q_2Q_1Q_0$ )
4 pts	0	1	0	Shift left
4 pts	0	1	1	Parallel loading external inputs $I_3I_2I_1I_0 \rightarrow Q_3Q_2Q_1Q_0$
4 pts	1	x	x	BCD counter - here you can reuse the block diagrams CC0, CC1, CC2 and CC3 that you obtained above in 4-1 (no need to redesign them again)

**suv = 000**

Function	Transition (next state) Equations	Excitation Equations $T_i$
Store register's content	$Q_i(n+1) = Q_i(n) ; i = \{0,1,2,3\}$	$T_i = 0 ; i = \{0,1,2,3\}$ <b>2 pts</b>

**suv = 001**

Present state	Next state	T excitation
$Q_i(n)$	$Q_i(n+1)$	$T_i$
0	0	0
1	0	1
0	0	0
1	0	1

$T_i = Q_i ; i = \{0,1,2,3\}$  **2 pts**

**suv = 010** Left shift (register's *serial input* is connected to an external input  $SI$ )  
Using the excitation table of the T-FF:

Present state		Next state	T excitation
$Q_i(n)$	$Q_{i-1}(n)$	$Q_i^+ = Q_i(n+1)$	$T_i$
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

$T_i = Q_i \oplus Q_{i-1} ; i = 1,2,3$  **3 pts**

$T_0 = Q_0 \oplus SI$  **1 pt**

... or using the excitation equation of the T-FF


<b>Transition Equations:</b> $Q_i(n+1) = Q_{i-1}(n) ; i=1,2,3$ $Q_0(n+1) = SI$	<b>Excitation equation of T-FF:</b> $T_i = Q_i^n \cdot \overline{Q_{i-1}^{n+1}} + Q_{i-1}^{n+1} \cdot \overline{Q_i^n} ; i = 1, 2, 3$ But since $Q_i^{n+1} = Q_{i-1}^n$ $\rightarrow T_i = Q_i^n \cdot \overline{Q_{i-1}^n} + Q_{i-1}^n \cdot \overline{Q_i^n} ; i = 1, 2, 3$	... or, starting from the basics: if $Q_i(n) = Q_{i-1}(n) \Rightarrow T_i = 0 ;$ if $Q_i(n) \neq Q_{i-1}(n) \Rightarrow T_i = 1 ;$ i.e., $T_i = Q_i \oplus Q_{i-1}, i = 1, 2, 3 ;$ $T_0 = Q_0 \oplus SI$
--	--	--


**suv = 011** Parallel loading external inputs  $I_3I_2I_1I_0 \rightarrow Q_3Q_2Q_1Q_0$

Pr.state	Input	Next state	T excitation
$Q_i(n)$	$I_i$	$Q_i^+ = Q_i(n+1)$	$T_i$
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

$T_i = Q_i \oplus I_i ; i = 0,1,2,3$  **4 pts**

All points will be given even if only the correct schematics is provided. If the schematics or part of it is not drawn, **ONLY** half of the missing part's points will be given for the correct equations.






3. (5 pts bonus question) Draw the block diagram of a two-digit BCD counter built with two 4-bit multifunction registers that you have designed above and which can count to 99<sub>10</sub>.

The counter is formed of 2 Multi-function Registers (MFR<sub>1</sub> and MFR<sub>0</sub>). For the BCD counting mode, both **u** and **v** are don't care (uv = xx); as the counting operation is controlled by **s** only. MFR<sub>0</sub> (lsd) is programmed to count every clock, i.e., **s<sub>0</sub> = 1**, while MFR<sub>1</sub> should store the current digit (**s<sub>1</sub> u<sub>1</sub> v<sub>1</sub> = 0 0 0**). After MFR<sub>0</sub> count reaches 9 = 1001<sub>2</sub>, MFR<sub>1</sub> has to be incremented **s<sub>1</sub> = 1**.

	M F R 1				MFR <sub>1</sub> <sup>+</sup>			MFR <sub>0</sub> <sup>+</sup>				
	Q <sub>03</sub>	Q <sub>02</sub>	Q <sub>01</sub>	Q <sub>00</sub>	(msd)	s <sub>1</sub>	u <sub>1</sub>	v <sub>1</sub>	(lsd)	s <sub>0</sub>	u <sub>0</sub>	v <sub>0</sub>
0	0	0	0	0	No change	0	0	0	Count up	1	x	x
1	0	0	0	1	No change	0	0	0	Count up	1	x	x
2	0	0	1	0	No change	0	0	0	Count up	1	x	x
3	0	0	1	1	No change	0	0	0	Count up	1	x	x
4	0	1	0	0	No change	0	0	0	Count up	1	x	x
5	0	1	0	1	No change	0	0	0	Count up	1	x	x
6	0	1	1	0	No change	0	0	0	Count up	1	x	x
7	0	1	1	1	No change	0	0	0	Count up	1	x	x
8	1	0	0	0	No change	0	0	0	Count up	1	x	x
9	1	0	0	1	Count up	1	x	x	Count up	1	x	x
10	1	0	1	0	x	x	x	x	x	x	x	x
11	1	0	1	1	x	x	x	x	x	x	x	x
12	1	1	0	0	x	x	x	x	x	x	x	x
13	1	1	0	1	x	x	x	x	x	x	x	x
14	1	1	1	0	x	x	x	x	x	x	x	x
15	1	1	1	1	x	x	x	x	x	x	x	x



s <sub>1</sub>	Q <sub>01</sub> Q <sub>00</sub>	00	01	11	10
00	0 1	3	2	0	0
01	4 5	7	6	0	0
11	12 13	15	14	x	x
10	8 9	11	10	0	1

$s_1 = Q_{03} \cdot Q_{00}$

$u_1 = 0$

$v_1 = 0$

- All 5 pts will be given for correct diagram, regardless of providing explanations with state table or equations
- Equivalently 2 points will be given for driving Clock 1 directly, rather than s<sub>1</sub>