

Name: Solution

Student Number: \_\_\_\_\_

**CARLETON UNIVERSITY**  
**FINAL EXAMINATION April 2016**

**DURATION: 3 HOURS****Number of Students: 46****Department Name & Course Number:** ELEC 4609 Section A**Course Instructors:** N.G. Tarr**Authorized Memoranda:** Non-programmable calculators **NO BOOKS OR NOTES**

Students **MUST** count the number of pages in this examination question paper **before** beginning to write, and report any discrepancy immediately to a proctor. This question paper has nine (9) pages.

This examination question paper **may not** be taken from the examination room.

In addition to this question paper, students require:

an examination booklet	yes <input type="checkbox"/>	no <input type="checkbox"/>
a Scantron sheet	yes <input type="checkbox"/>	no <input type="checkbox"/>

**ANSWER ALL QUESTIONS**

**ALL ANSWERS MUST BE WRITTEN ON THE EXAM PAPER**  
 (If necessary, continue answers on the back of pages)

**SEE LAST TWO PAGES OF EXAM FOR DATA AND FORMULAS**  
 (These two pages may be detached and discarded after the exam)

**WRITE YOUR NAME AND STUDENT NUMBER ON EACH PAGE**

Question	Mark
1	4
2	16
3	30
4	5
5	20
6	25
Total	100

Name: \_\_\_\_\_

1. Fig. 1.1 on p. 7 shows the layout of a circuit fabricated in an n-well CMOS technology similar to that used in Lab 2. The layout is not complete: the p+ mask is not shown. Draw the outline of this region (or regions) on the layout, and indicate the interior of the region. (Note: In this CMOS technology, by default any region that is not covered by the p+ layer receives the n+ implant) 4 marks

2. In the space provided next to the layout in Fig. 1.1, carefully sketch a cross-section through the integrated circuit along line X-Y (i.e., show how the IC would look if cut along line X-Y and viewed from the side). Indicate the n-well and n+ and p+ regions on your cross-section. 16 marks

3. a) Underneath the layout of Fig. 1.1, draw the circuit schematic corresponding to the layout. Show the substrate (body) connection for each transistor. 12 marks

b) Determine the  $W/L$  ratio for each transistor and write it on the circuit schematic. 2 marks

c) On the circuit schematic, circle the transistors that are subject to the body effect. 2 marks

d) Complete the truth table in Fig. 1.2 on p. 7. What logic function does this circuit perform? 10 marks


XOR

e) Suppose input A is held low while input B is switched from low to high. Have the transistor sizes been chosen correctly so that  $V_{OUT}$  is at midrail when B is at midrail ( $V_{DD}/2$ )? Explain. 4 marks

Inverters on far left and right have  $(W/L)_p = 2(W/L)_n$  to compensate for  $\mu_p = 1/2 \mu_n$ .

They should switch at mid-rail, e.g.  $\bar{A} = V_{DD}/2$  when  $A = V_{DD}/2$ .

Consider ~~the~~ the inner gates:



n.MOS, p.MOS act in series pulling  $V_{out}$  high or low  
 $\therefore$  need  $(\frac{W}{L})_p = 2(\frac{W}{L})_n$  which is exactly what we have

4. A student now in third year is planning to take ELEC4609 next year. They ask you for advice on how to complete the IC design project to produce a working design with as little effort as possible. On the basis of your experience, what advice would you give them? 5 marks

Name: \_\_\_\_\_

5. Fig. 5.1 shows the schematic for a sense amplifier for a DRAM. The LATCH signal instructs the amplifier to sense the voltage difference between the left and right bit lines. Transistor M3 has  $L = 2 \mu\text{m}$  and  $W = 6 \mu\text{m}$ . The gate oxide thickness  $t_{ox} = 25 \text{ nm}$ .  $V_{Tn} = -V_{Tp} = 0.5 \text{ V}$  and  $\mu_n = 2\mu_p = 600 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ .  $V_{DD} = 3 \text{ V}$ .





Fig. 5.1

a) Suppose the voltage  $V_{\text{left}}$  on the left bit line is exactly 2.010 V when LATCH starts to rise, while the voltage  $V_{\text{right}}$  on the right bit line is 2.000 V. Complete Fig. 5.2 below showing how  $V_{\text{left}}$  and  $V_{\text{right}}$  change with time as LATCH rises. Briefly explain your answer. No calculations are necessary. 3 marks



When LATCH goes high M3 turns on and starts to pull node Y low. Because  $V_{\text{left}}$  is slightly higher than  $V_{\text{right}}$ , as node Y falls M5 turns on before M4. This discharges the right bit line capacitance more quickly than the left bit line capacitance. This makes M5 turn on more strongly than M4, accelerating the process.

Fig. 5.2

Name: \_\_\_\_\_

b) For the amplifier to work properly, LATCH must not rise too quickly. Find values for  $W/L$  for M1 and M2 so that the voltage  $V_{LATCH}$  at node X rises at  $10^8 \text{ Vs}^{-1}$  when  $\overline{\text{LATCH}}$  is 0 and  $V_{LATCH} = 1 \text{ V}$ . Ignore source and drain junction capacitances and the capacitance of interconnect lines. The  $W/L$  values should also be chosen so that LATCH is at mid-rail when  $\overline{\text{LATCH}}$  is at mid-rail. 14 marks

When  $\overline{\text{LATCH}}$  is 0 M2 is off. M1 charges the gate-channel capacitance of M3, which is starting to turn on. Ignoring interconnect and source/drain junction capacitance the load seen by M1 =  $C_{G3} = W_3 \cdot L_3 \cdot C_{ox}$ .

$$\therefore I_{D,M1} = \left(\frac{W}{L}\right)_1 \mu_p C_{ox} \left(V_{GS} - V_T - \frac{V_{DS}}{2}\right) V_{DS} = C_{G3} \frac{dV_X}{dt}$$

NB M1 in triode:  $V_{GS} - V_T = 3 - 0.5 = 2.5 \text{ V}$   
 $V_{DS} = 3 - 1 = 2 \text{ V}$

$$\therefore \left(\frac{W}{L}\right)_1 = C_{ox} W_3 L_3 \frac{dV_X}{dt} \cdot \frac{1}{\mu_p C_{ox} \left(V_{GS} - V_T - \frac{V_{DS}}{2}\right) V_{DS}} = (2 \times 10^{-4} \text{ cm})(6 \times 10^{-4} \text{ cm}) (10^8 \text{ Vs}^{-1}) \frac{1}{300 \text{ cm}^2 \text{Vs}^{-1} (3 - 0.5 - \frac{2}{2}) 2}$$


$$\left(\frac{L}{W}\right)_1 = 75$$

To switch at mid-rail  $\left(\frac{W}{L}\right)_{M2} = \frac{1}{2} \left(\frac{W}{L}\right)_{M1} \quad \therefore \left(\frac{L}{W}\right)_{M2} = \frac{1}{150}$

c) In answering part (b) you should find that very small  $W/L$  ratios are required for M1 and M2. How could you lay out a transistor with very small  $W/L$  while minimizing the total area required for the transistor? You may want to make a sketch to illustrate your answer. 3 marks

To make a very long, narrow MOSFET use a serpentine (winding) geometry


Something like:



Name: \_\_\_\_\_

6. Although it has probably never been done commercially, it is possible to develop a CMOS technology in which the nMOS transistors and pMOS transistors both have p+ poly gates as suggested in Fig. 6.1. This unusual approach might actually give higher performance nMOSFETs compared to conventional technology. In Fig. 6.1, suppose that the substrate is uniformly doped with boron and has 10 Ωcm resistivity. The net doping concentration at the surface of the n-well is 10<sup>16</sup> cm<sup>-3</sup>. The gate oxide thickness is 25 nm.

- a) A threshold adjust implant carried out after gate oxidation and before gate poly deposition is used to set V<sub>Tn</sub> = -V<sub>Tp</sub>. Which element should be implanted? What dose is required? What value of V<sub>Tn</sub> results? Suggest a suitable implant energy. 15 marks



$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{(3.9)8.85 \times 10^{-12}}{25 \times 10^{-9}} = 1.38 \times 10^{-3}$$

$$\phi_B = \frac{kT}{q} \ln\left(\frac{N_D}{n_i}\right) = 0.358V$$

$$N_A = 1.3 \times 10^{15} \text{ cm}^{-3}$$

$$\phi_B = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right) = 0.305V$$

Fig. 6.1 Substrate doping:  $\rho = \frac{1}{q\mu_p N_A} \therefore N_A = \frac{1}{q\mu_p \rho} = \frac{1}{(1.6 \times 10^{-19})480 \cdot 10} = 1.3 \times 10^{15} \text{ cm}^{-3}$

Before adjust

$$V_{Tn0} = V_{FB} + 2\phi_B + \left( \frac{\sqrt{2\epsilon_s q N_A (2\phi_B)}}{C_{ox}} \right)$$

$$V_{FB} = \frac{E_G}{2q} - \phi_B = \frac{1.12}{2} - 0.305 = 0.255V$$

$$= \frac{\sqrt{2 \cdot 11.9 \cdot 8.85 \times 10^{-12} \cdot 1.6 \times 10^{-19} \cdot 1.3 \times 10^{24} \text{ m}^{-3} \cdot 2 \cdot 0.305}}{1.38 \times 10^{-3}} = 0.118V$$

$$\therefore V_{Tn0} = 0.255V + 2 \cdot 0.305V + 0.118V = 0.983V$$

$$V_{Tpo} = V_{FB} - 2\phi_B - \frac{\sqrt{2\epsilon_s q N_D (2\phi_B)}}{C_{ox}}$$

$$V_{FB} = \frac{E_G}{2q} + \phi_B = \frac{1.12V}{2} + 0.358V = 0.918V$$

$$= \frac{\sqrt{2 \cdot 11.9 \cdot 8.85 \times 10^{-12} \cdot 1.6 \times 10^{-19} \cdot 10^{22} \text{ m}^{-3} \cdot 2 \cdot 0.358}}{1.38 \times 10^{-3}} = 0.356V$$

$$\therefore V_{Tpo} = 0.918V - 2 \cdot 0.358V - 0.356V = -0.154V$$

Need to ~~raise~~ lower V<sub>Tn0</sub> and make V<sub>Tpo</sub> more negative → implant phosphorus or arsenic

$$V_{Tn} = V_{Tn0} + \Delta V_T = -V_{Tpo} = -(V_{Tpo} + \Delta V_T) \therefore 2\Delta V_T = -V_{Tn0} - V_{Tpo} = -0.983 - (-0.154) = -0.829V$$

$$\Delta V_T = -0.414V \quad V_{Tn} = +0.568V$$

$$\Delta V_T = \frac{q D_{impl}}{C_{ox}} \quad D_{impl} = \frac{C_{ox} \Delta V_T}{q} = \frac{1.38 \times 10^{-3} (0.414V)}{1.6 \times 10^{-19}} = 3.6 \times 10^{14} \text{ cm}^{-2}$$

Name: \_\_\_\_\_

- b) The n-well is formed by implanting phosphorus and then driving in the dopant at 1150°C. At the end of the drive-in the depth of the metallurgical junction between the n-well and the p-type substrate is 4 μm. What implant dose should be used to form the n-well? What time is required for the drive-in? 8 marks

$$C(x) = \frac{Q_{\text{impl}}}{\sqrt{\pi Dt}} e^{-x^2/4Dt} = C_{\text{surf}} e^{-x^2/4Dt} \quad \text{But } C_{\text{surf}} = 10^{16} \text{ cm}^{-3}$$

$$\therefore e^{-x^2/4Dt} = \frac{C_B}{C_{\text{surf}}} \quad \therefore \frac{x_j^2}{4Dt} = \ln\left(\frac{C_{\text{surf}}}{C_B}\right) \quad Dt = \frac{x_j^2}{4 \ln\left(\frac{C_{\text{surf}}}{C_B}\right)} = \frac{(4 \times 10^{-4} \text{ cm})^2}{4 \ln\left(\frac{10^{16}}{1.3 \times 10^{15}}\right)} = 2.0 \times 10^{-8} \text{ cm}^2$$

$$1150^\circ\text{C} + 273^\circ = 1423 \text{ K} \quad D = D_0 e^{-E_A/kT} = 4.7 e^{-(3.68 \times 10^{-4} \text{ eV}) / (1.38 \times 10^{-23} \cdot 1423)} = 4.5 \times 10^{-13} \text{ cm}^2 \text{ s}^{-1}$$


$$t = \frac{2.0 \times 10^{-8} \text{ cm}^2}{4.5 \times 10^{-13} \text{ cm}^2 \text{ s}^{-1}} = 4.4 \times 10^4 \text{ sec} = 12.3 \text{ hours.}$$

$$C_{\text{surf}} = \frac{Q_{\text{impl}}}{\sqrt{\pi} \cdot \sqrt{Dt}} \quad \therefore Q_{\text{impl}} = \sqrt{\pi} \cdot \sqrt{Dt} \cdot C_{\text{surf}} = \sqrt{\pi} \cdot \sqrt{2 \times 10^{-8} \text{ cm}^2} \cdot 10^{16} \text{ cm}^{-3} = 2.5 \times 10^{12} \text{ cm}^{-2}$$

- c) What is the sheet resistance of the n-well? 2 marks

$$R_s = \frac{1}{q \mu_n D_{\text{impl}}} = \frac{1}{1.6 \times 10^{-19} \cdot 1350 \cdot 2.5 \times 10^{12}} = 1852 \text{ } \Omega / \square$$

Name: \_\_\_\_\_



Cross-Section:





Fig. 1.1

Table 1.1 Truth table for Fig 1.1

XOR

A	B	Vout
0	0	0
1	0	1
0	1	1
1	1	0



Name: \_\_\_\_\_

**Equations and Constants**

Physical constants:  $q = 1.6 \times 10^{-19} \text{ C}$   $k = 1.38 \times 10^{-23} \text{ JK}^{-1}$   $\epsilon_0 = 8.85 \times 10^{-12} \text{ Fm}^{-1} = 8.85 \times 10^{-14} \text{ Fcm}^{-1}$   
 $1 \text{ eV} = 1.6 \times 10^{-19} \text{ J}$   $kT/q = 0.0259 \text{ V}$  at room temperature  $0^\circ\text{C} = 273\text{K}$

Data for silicon at 300K:  $n_i = 10^{10} \text{ cm}^{-3}$   $E_G = 1.12 \text{ eV}$   $N_C = 2.8 \times 10^{19} \text{ cm}^{-3}$   $N_V = 1 \times 10^{19} \text{ cm}^{-3}$   
 $\epsilon_s = 11.9\epsilon_0$   $\mu_n = 1350 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$   $\mu_p = 480 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$   $\epsilon_{ox} = 3.9\epsilon_0$   
 in lightly doped material  $\mu_n = 1350 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$   $\mu_p = 480 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$

$$\text{nMOS threshold voltage: } V_{Tn} = V_{FB} + 2\phi_B + \frac{\sqrt{2\epsilon_s q N_A (2\phi_B + V_{SB})}}{C_{ox}} - \frac{qD_{imp}}{C_{ox}}$$

$$\text{where } \phi_B = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right) \quad \text{and} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$\text{pMOS threshold voltage: } V_{Tp} = V_{FB} - 2\phi_B - \frac{\sqrt{2\epsilon_s q N_D (2\phi_B + V_{SB})}}{C_{ox}} - \frac{qD_{imp}}{C_{ox}}$$

$$\text{where } \phi_B = \frac{kT}{q} \ln\left(\frac{N_D}{n_i}\right)$$

$$\text{Resistivity: } \rho = \frac{1}{q\mu N}$$

$$\text{Saturation drain current: } I_D = \frac{W}{L} \mu_n C_{ox} \frac{(V_{GS} - V_T)^2}{2}$$

$$\text{Triode drain current: } I_D = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_T - \frac{V_{DS}}{2}) V_{DS}$$

In the following  $Q_{impl}$  is the implanted dopant dose (ions/cm<sup>2</sup>):

$$\text{Drive-in diffusion profile: } C(x) = \frac{Q_{impl}}{\sqrt{\pi Dt}} e^{-x^2/(4Dt)}$$

$$\text{Ion implant profile: } C(x) = \frac{Q_{impl}}{\sqrt{2\pi} \Delta R_p} e^{-(x-R_p)^2/(2\Delta R_p^2)}$$


$$\text{Sheet resistance: } R_s \approx \frac{1}{q\mu Q_{impl}}$$

$$\text{Diffusion coefficient: } D = D_0 e^{-E_A/kT} \quad (\text{"Intrinsic" diffusion coefficient for lightly-doped material})$$

$$\text{Boron: } D_0 = 1.0 \text{ cm}^2\text{s}^{-1} \quad E_A = 3.5 \text{ eV} \quad \text{Phosphorus: } D_0 = 4.7 \text{ cm}^2\text{s}^{-1} \quad E_A = 3.68 \text{ eV}$$


Name: \_\_\_\_\_

**Graphical Data**




PMOS

$$V_{FB} = \frac{E_G}{2q} + \phi_B$$



Diagrams for  $V_{FB}$  calculation



NMOS

$$V_{FB} = \frac{E_G}{2q} - \phi_B$$