

University of Guelph
School of Engineering
ENG 3380
Computer Organization and Design
Winter 2017

Solution

Midterm Examination

Instructor: Shawki M. Areibi.

Location: THRN 1307

Date: Saturday, March 4th 2017

Time: 11:30 AM - 1:00 PM

Duration: 90 minutes.

Type: R—"Closed Book."

Instructions:

1. There are 4 questions in total, answer all questions.
2. The total number of pages in the **examination booklet** is **15 pages**. Please notify the invigilator immediately if your examination booklet does not contain the number of pages indicated.
3. You have to **use Pens** (no pencils allowed)!
4. Write your answers directly on the **examination booklet**.

Name	Id number

For use of examiner		
	mark	out of
Question 1		10
Question 2		14
Question 3		18
Question 4		18
Total		60

Question 1. Performance [10 marks]

Part A. CPI & Improvement [10 marks]

Assume that for a given program 70% of the executed instruction are arithmetic, 10% are load/store, and 20% are branch.

- Given the instruction mix and the assumption that an arithmetic instruction requires 2 cycles, a load/store instruction takes 6 cycles, and a branch instruction takes 3 cycles, find the average CPI.
- For a 25% improvement in performance, how many cycles, on average, may an arithmetic instruction take if load/store and branch instructions are not improved at all.

You need to show your steps!!

$$\text{CPU Time} = \text{inst count} \times \text{CPI} \times \text{clock cycle time}$$

(i)

Op	Freq	CPI _i	Freq x CPI _i	25% imp
Arith	70%	2	1.4	??
LD/ST	10%	6	0.6	0.6
Branch	20%	3	0.6	0.6
			$\Sigma = 2.6$	

$$\text{Avg CPI} = \boxed{2.6}$$

(ii) 25% improvement $\rightarrow \frac{\text{old CPI}}{\text{new CPI}} = \frac{2.6}{\text{new CPI}} = 1.25$

$$\therefore \text{new CPI} = \frac{2.6}{1.25} = 2.08$$

$$\therefore \text{Avg Arith CPI} = 2.08 - 0.6 - 0.6 = \boxed{0.88}$$

Question 2. MIPS Instruction Set [14 marks]

Part A. MIPS Loop [14 marks]

Consider the following MIPS loop:

Label	Instruction			# Comments
LOOP:	slt	\$t2,	\$0, \$t1	# if \$0 < \$t1 then \$t2 = 1 else \$t2 = 0
	beq	\$t2,	\$0, DONE	# .. Goto Done if \$t2 = 0
	subi	\$t1,	\$t1, 1	# .. \$t1 = \$t1 - 1
	addi	\$s2,	\$s2, 2	# .. \$s2 = \$s2 + 2
	j	LOOP		# .. Goto Loop
DONE:				

- Complete the documentation (comments to remaining statements) of the above MIPS loop.
- Assume that the register \$t1 is initialized to the value 10. What is the value in register \$s2 assuming \$s2 is initially zero?
- For the MIPS loop code above, write the equivalent C code statements. Assume that the registers \$s1, \$s2, \$t1, and \$t2 are integers A, B, i, and temp, respectively. (\$s2=0, \$t1=10).
- For the loops written in MIPS assembly above, assume that the register \$t1 is initialized to the value N. How many MIPS instructions are executed?

(ii) \$t1 = 10; \$s2 = 0

since we will go through the loop 10 times and each time we add "2" to \$s2 $\therefore$ $\boxed{\$s2 = 20}$

(2)

(iii) $i = 10; B = 0;$
do
{
 $B = B + 2;$
 $i = i - 1;$
} while ($i > 0$)

(6)

(iv) for N iterations; 5 instructions per iteration
 $\therefore$ Total = $5 \times N = 5N$ iterations

(2)

(b) What is the critical path for the *lw* instruction, and what is the total latency for the critical path?

ii. When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. Consider the addition of a multiplier to the ALU of Figure 1. This addition will add 300ps to the latency of the ALU and will add a cost of 600 to the ALU. The result will be 5% fewer instructions executed since we will no longer need to emulate the MUL instruction.

(a) What is the clock cycle time with and without this improvement?


(b) What is the speedup achieved by adding this improvement?

(c) Compare the cost/performance ratio with and without this improvement.

(i) (a) • The instruction is fetched, pc is incremented

• A register $\$t_2$ is read from RegFile

• ALU computes the sum of the value read from RegFile and the sign extended, lower 16-bits of the instruction (offset)




• The sum from the ALU is used as the address for data Memory

• The data from the D-Mem unit is written into the RegFile (the Reg destination is given by bits 20:16 of the instruction (i.e. $\$t_1$))



(b) The critical path for "lw" instruction



Latency: $400 + 200 + 30 + 120 + 350 + 30 + 200 = 1330$ ps

(ii) (a) clock cycle time without improvement is 1330 ps
 " " " with improvement is $1330 + 300 = 1630$ ps



(b) speedup achieved

$$\frac{\text{cpu time old}}{\text{cpu time new}} \rightarrow \frac{1 \times 1330}{0.95 \times 1630} = 0.8588$$

slower!

... Continue Solution of Question 3 ...



c) cost/performance ratio

original cost

I-Mem, RegFile, control, ALU, D-Mem, 2 Adder, 3 Mux
1000, 200, 500, 100, 2000, 2x30, 3x10

3890

new cost

$$3890 + 600 = 4490$$

$$\text{Relative cost} = \frac{4490}{3890} = \boxed{1.15}$$

$$\boxed{\text{cost/perf}} = \frac{1.15}{0.85} = \boxed{1.3390}$$

so we are paying significantly more
for significantly worse performance

Question 4. Computer Architecture [18 marks]

Part A. Multi Cycle Computer [18 marks]

Figure 2 shows the complete data path along with necessary control signals.




Figure 2: Multi Cycle Data Path

- i. **What** are the main advantages of a Multi Cycle Processor over a Single Cycle Implementation (List at least 3)?
- ii. The Multi Cycle Processor has to take several steps to **fetch** an instruction.
 - **Write** the RTL statements corresponding to fetching an instruction of a Multi Cycle datapath..
 - **Identify** the components in the data path that are involved in fetching the instruction. **Explain** briefly the role of each component you identified.
 - **List** the control signal issued by the Control Unit to control the different components (**Circle** these signals on the block diagram provided).

... Continue Solution of Question 4 ...



(i) Multi cycle implementation allows:

- ① faster clock rates per step
- ② Different instructions to take different number of clock cycles
- ③ functional units to be used more than once per instruction as long as they are used on different clock cycles
 - only one memory
 - only one ALU/adder

(ii) (a) RTL $\rightarrow$

$$IR = \text{Memory}[PC]$$


$$PC = PC + 4$$



(b) components involved



- PC $\rightarrow$ points to instruction memory
- Mux before memory $\rightarrow$ choose between PC & ALU out Reg
- I-Mem/D-Mem $\rightarrow$ contains instruction to be fetched
- IR $\rightarrow$ opcode and related field of instruction are stored
- MUX (ALUSRC A) $\rightarrow$ choose SRC A for ALU (PC)
- MUX (ALUSRC B) $\rightarrow$ choose SRC B for ALU (4)
- ALU (add PC + 4)
- MUX (controlling PC source)



(c) control signals issued by control unit:

IorD $\rightarrow$ 0
 MemRead $\rightarrow$ 1
 IRwrite $\rightarrow$ 1
 ALUSRC A $\rightarrow$ 0
 ALUSRC B $\rightarrow$ 01
 PCsource $\rightarrow$ 00
 PCwrite $\rightarrow$ 1