



COURSE: CEG2136/CEG2536
Computer Architecture I
Architecture des ordinateurs I
SEMESTER: Fall 2008

FINAL EXAMINATION

- Q1.1 For 1 K memory locations you need:
- (a) 8 address lines
 - (b) 10 address lines
 - (c) 12 address lines
 - (d) None of the above
- Q1.2 Which CPU register provides the address from which the next instruction opcode is to be fetched?
- (a) Instruction register IR
 - (b) Accumulator AC
 - (c) Program counter PC
 - (d) None of these
- Q1.3 What is the difference between a direct and an indirect address instruction?

How many references to memory are needed for each type of instruction to bring an operand into a processor register, given that the instruction was already fetched into IR?

direct addressing 1
indirect addressing 2

- Q1.4 An arithmetic unit performs basic operations on two numbers A and B, under the control of two bits S and C_{in} , as shown in the following table:

| S | $C_{in} = 0$ | $C_{in} = 1$ |
|---|---------------------------|--------------------------------|
| 0 | $F = A + B$ (addition) | $F = A + 1$ (increment A) |
| 1 | $F = A - 1$ (decrement A) | $F = A + B' + 1$ (subtraction) |

- Q2.1 At some point, the content of **PC** of the basic computer is **3AF** (all numbers are in hexadecimal) and the content of **AC** is **2EC3**, as shown in the following table. The content of memory is partially given below, as well:

| MEMORY | | BASIC COMPUTER REGISTERS | | |
|---------|----------------|--------------------------|--------------------------------------|-------------------------------------|
| Address | Memory content | | Content before instruction execution | Content after instruction execution |
| 3AD | 03B5 | PC | 3AF | |
| 3AE | ABBA | AC | 2EC3 | |
| 3AF | 93AD | AR | 0000 | |
| 3B0 | DEED | DR | 0000 | |
| 3B1 | 7BEE | IR | 0000 | |
| 3B2 | AD08 | E | 0 | |
| 3B3 | 10BC | I | 0 | |
| 3B4 | 1CAA | SC | | |
| 3B5 | 3B9F | | | |
| 3B6 | 3BA0 | | | |

- What is the instruction that will be fetched and executed?
- Show the operands and the binary operation that will be performed in the *AC* when the instruction is executed.
- Fill out the last column (“Content after instruction execution”) of the above table with the contents of registers *PC*, *AR*, *DR*, *AC*, and *IR* in hexadecimal and the values of *E*, *I* and the sequence counter *SC* in binary, all shown at the end of the instruction cycle.

- Q2.2 What is the result, in decimal, of the operation performed by the following assembly program?

| | |
|-----------|--|
| ORG 100 | |
| LDA OP | |
| CMA | |
| INC | |
| ADD OP1 | |
| STA OP2 | |
| HLT | |
| OP1, 0039 | |
| OP, FFA5 | |
| OP2, 0 | |
| END | |

Quartus .mif file:

The machine code of this program is stored in a memory of 1 kilo word of 16 bits implemented on an Altera FPGA; give the Quartus .mif file that describes this program

| Addr | +0 | +1 | +2 | +3 | +4 | +5 | +6 | +7 |
|------|------|----|----|----|----|----|----|----|
| 100 | 2107 | | | | | | | |
| 108 | 0000 | | | | | | | |
| 110 | | | | | | | | |
| | | | | | | | | |

- Q3** Write a subroutine to subtract two numbers that are stored in memory at 2 consecutive addresses. The address of the minuend is passed to the subroutine through the accumulator AC, while the resulted difference is passed back to the calling program through AC, as well.
- Q3.1. Write the subroutine in assembly language using the instruction list of the basic computer. The starting address of the subroutine is HEX 100.
- Q3.2. Write an example in assembly language for a main program that calls this subroutine. This program is stored in the memory starting with address 0.

- Q4.1** Examining the annexed block diagram of the Mano's basic computer, give the list of the blocks of the datapath and the list of those that form the computer's control unit.

DATAPATH: CONTROL UNIT:

- Q4.2 You have to expand the instruction list of your textbook basic computer with three more instructions (**ASR, DIV, TAT**) as described in the last rows of the annexed instruction list (see the **ANNEX on page 7**); both circuits of the datapath and the control unit need to be extended. This basic computer is a simplified version of the one presented in the textbook as it does not have any provisions to deal with interrupts.

The datapath has to be developed to allow your DR register to support the following operations:

- $LD_{DR} = x T_4$: DR \leftarrow (bus) /Transfer value from bus to DR
- $INR_{DR} = y T_3$: DR \leftarrow DR+1 /Increment DR
- $CLR_{DR} = z T_3$: DR \leftarrow 0 /Clear DR
- $SHR_{DR} = v T_3 + w T_4$: DR \leftarrow shr DR /Shift right DR

Design and draw the logic diagram of DR_i (bit i of register DR), using any type of combinational circuits and a JK flip-flop.

- Q5** Q5.1 RTL notation is used in the following table to describe the FETCH cycle of a memory reference instruction. Give short explanations of the respective microoperations in the last column

| State | RTL Microoperations | Explanations |
|-------------------------|--|--------------|
| T_0 | $AR \leftarrow PC$ | |
| T_1 | $IR \leftarrow M[AR]$ $PC \leftarrow PC + 1$ | |
| T_2 | $D_0, D_1, \dots, D_7 \leftarrow DecodeIR(14-12)$ $AR \leftarrow IR(11-0)$ $I \leftarrow IR(15)$ | |
| $I \cdot D_7 \cdot T_3$ | $AR \leftarrow M[AR]$ | |

- Q5.2 Use RTL notation to describe the EXECUTION cycle of each of the three newly added instructions; give the corresponding control signals in terms of the instruction code and the sequence counter. Use as many lines for your table as you need; if needed more, please use the back of the page.

Solution: Use the last 3 rows of the **Instruction List** of the next page **ANNEX** to fill out the next table:

| Instr. | Condition | RTL | Control signals | | | | | | |
|--------|---------------|---|-------------------------------|------------|-----------|-----------|------------|------------|------------|
| | | | Bus Select S_2, S_1, S_0 | SHR_{DR} | LD_{DR} | LD_{AC} | INR_{SC} | CLR_{SC} | ALU_{DR} |
| ASR | $D_7IT_3IR_5$ | $DR \leftarrow shr DR$ $SC \leftarrow 0$ | | | | | | | |
| TAT | | | | | | | | | |
| DIV | | | | | | | | | |

Derive the equations of the control signals from the above table

| I=0 Direct | | I=1 Indirect | | Description |
|--------------------------|--------------------|--------------------------|--------------------|---|
| addr. | Machine Code (Hex) | addr. | Machine Code (Hex) | |
| Assembly language syntax | Machine Code (Hex) | Assembly language syntax | Machine Code (Hex) | |
| AND adr | 0adr | AND adr i | 8(adr) | AND memory word M to AC |
| ADD adr | 1(adr) | ADD adr i | 9(adr) | Add memory word M to AC, carry to E |
| LDA adr | 2(adr) | LDA adr i | A(adr) | Load memory word from M to AC |
| STA adr | 3(adr) | STA adr i | B(adr) | Store content of AC in memory M |
| BUN adr | 4(adr) | BUN adr i | C(adr) | Branch unconditionally |
| BSA adr | 5(adr) | BSA adr i | D(adr) | Save return Address in m, Branch to m+1 |
| ISZ adr | 6(adr) | ISZ adr i | E(adr) | Increment memory word M & skip if zero |
| CLA | 7800 | | | Clear AC |
| CLE | 7400 | | | Clear E |
| CMA | 7200 | | | Complement AC |
| CME | 7100 | | | Complement E |
| CIR | 7080 | | | Circulate Right E and AC |
| CIL | 7040 | | | Circulate Left E and AC |
| INC | 7020 | | | Increment AC |
| SPA | 7010 | | | Skip next instruction if AC is positive |
| SNA | 7008 | | | Skip next instruction if AC is negative |
| SZA | 7004 | | | Skip next instruction if AC is zero |
| SZE | 7002 | | | Skip next instruction if E is zero |
| HLT | 7001 | | | Halt computer |
| | | INP | F800 | Input character to AC and Clear Flag |
| | | OUT | F400 | Output character from AC and Clear Flag |
| | | SKI | F200 | Skip if Input Flag is on |
| | | SKO | F100 | Skip if Output Flag is on |
| | | ION | F080 | Turn Interrupt on |
| | | IOF | F040 | Turn Interrupt off |
| | | ASR | F020 | Arithmetic Right Shift ($DR \leftarrow DR/2$) |
| | | DIV | F010 | Divide by 4 ($DR \leftarrow DR/4$) |
| | | TAT | F008 | Swap AC with DR ($DR \leftrightarrow AC$) |

Basic Computer Block Diagram

