

CEG2136: Computer Architecture I / CEG2536: Architecture des Ordinateurs I


MIDTERM EXAMINATION

Professors: Voicu Groza, Aziz Abdesselam and Rami Abielmona

SOLUTIONS

Question 1 (20 points)

A sequential circuit is presented below:



- a) Find the equations of the inputs J2, K2, and T1 of the two flip-flops

$$T1 = K2 = Y2 Y1'$$

$$J2 = Y2'$$

3


2

- b) If the system's initial state is $Y2 = Y1 = 0$, derive the transition table and then draw the state diagram.

Use the FF's Characteristic Tables to derive the transition table of the sequential circuit :

J	K	$Q(n+1)$
0	0	$Q(n)$
0	1	0
1	0	1
1	1	$Q(n)'$

T	$Q(n)$	$Q(n+1)$
0	0	0
0	1	1
1	0	1
1	1	0


transition table						state diagram	
$Y2(n)$	$Y1(n)$	J_2	K_2	T1	$Y2(n+1)$	$Y1(n+1)$	
0	0	1	0	0	1	0	 <p>4 pts</p>
0	1	1	0	0	1	1	
1	0	0	1	1	0	1	
1	1	0	0	0	1	1	
1	1	1	1	1	4	2	
							11 pts

Question 2 (20 points)

Design a 3-bit register whose function is described in the following table, where M and N are two control bits.

Using the proper digital components (encoders, decoders, multiplexers, etc.), logic gates, and D flip-flops, draw a detailed diagram of the logic circuit of the register.

Clock	M	N	Operation
↑	0	0	No change
↑	0	1	Increment by 1
↑	1	0	Decrement by 1
↑	1	1	Loading external inputs, say $I_2 I_1 I_0$



Use excitation table or equation

$Q(n)$	$Q(n+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

MN = 00 => no change

$\Leftrightarrow Q_i(n+1) = Q_i(n) ; i = \{0,1,2\}$
 $\Rightarrow D_2 = Q_2(n); D_1 = Q_1(n); D_0 = Q_0(n)$

MN = 11 => Load $I_2 I_1 I_0$ to $Q_2 Q_1 Q_0$:


$\Leftrightarrow Q_i(n+1) = I_i(n) ; i = \{0,1,2\}$

$Q_i(n)$	I_i	$Q_i(n+1)$	D_i
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1


$\Rightarrow D_i = I_i(n) ; i = \{0,1,2\}$

MN = 01 => Increment by 1


Present State			Next State			D FF inputs		
$Q_2(n)$	$Q_1(n)$	$Q_0(n)$	$Q_2(n+1)$	$Q_1(n+1)$	$Q_0(n+1)$	D_2	D_1	D_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0



$D_2 = Q_2 Q_1' + Q_2 Q_0' + Q_2' Q_1 Q_0$




$D_1 = Q_1' Q_0 + Q_1 Q_0' = Q_1 \oplus Q_0$




$D_0 = Q_0'$

MN= 10 =>Decrement by 1


Present State			Next State			D FF inputs		
$Q_2(n)$	$Q_1(n)$	$Q_0(n)$	$Q_2(n+1)$	$Q_1(n+1)$	$Q_0(n+1)$	D_2	D_1	D_0
0	0	0	1	1	1	1	1	1
0	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	1
0	1	1	0	1	0	0	1	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	0	1	0	0
1	1	0	1	0	1	1	0	1
1	1	1	1	1	0	1	1	0



Logic Diagram of the multi-function register:



OR use adders for incrementation and decrementation:



Question 3 (25 points)

Two's complement representation is used for signed numbers in this question.

The 8-bit registers VR, XR, YR and ZR initially have the following values:

VR = 1011 1100; XR = 0100 0010;

YR = 1011 1001; ZR = 1110 1010

- An 8-bit adder is employed to perform the following operations:

YR = VR + XR

ZR = VR - XR

Determine the 8-bit values in each register after the execution of these micro-operations.

YR = VR + XR

Do not take points if verification is missing here.

4

Carry:	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
	0	0	0	0	0	0	0	0	
VR	1	0	1	1	1	1	0	0	
XR	0	1	0	0	0	0	1	0	
YR	1	1	1	1	1	1	1	0	

Verification in decimal:
= -68
= (64+2)= 66
-2

ZR = VR - XR = VR + (- XR) = VR + 2's compl (XR) = 1011 1100 + 2's compl (0100 0010)

-XR = 2's compl (XR) = 2's compl (0100 0010) = 1011 1110; => VR = -68

5

Carry:	C ₈	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
	1	0	1	1	1	1	0	0	
VR	1	0	1	1	1	1	0	0	
-XR	1	0	1	1	1	1	1	0	
ZR	0	1	1	1	1	0	1	0	

Verification in decimal:
= -68
= -66
BAD!?: 122

1

VR = 1011 1100; XR = 0100 0010; YR = 1111 1110; ZR = 0111 1010

3

- Convert to decimal all four binary numbers stored in these registers after the execution of the micro-operations.

1

VR = 1011 1100 = -v
=> v = -VR = 2's compl (VR) = 2's compl (1011 1100) = 0100 0100 = 64 + 4 = 68; => **VR = -68**

3

XR = 0100 0010 = 64 + 2 = **66**;
YR = 1111 1110 = -y
=> y = -YR = 2's compl (YR) = 2's compl (1111 1110) = 0000 0010 = 2 = 71; => **YR = -2**

1

ZR = 0111 1010 = 64 + 32 + 16 + 10 = 106 + 16 = **122**

Represent in BCD the decimal number equivalent to the binary number stored in register XR.

XR = 66 = 0110 0110

2

- Is there any overflow? Justify your answer. How would a computer detect overflows in these operations? Show your work in detail.

YR = VR + XR -> no OFL : operands have different signs or C₈ = C₇ = 0

+ correct result (-68+66=2)

ZR = VR - XR -> OFL : operands have same signs (1) but different from result or C₈ ≠ C₇

+ wrong result (-68-66=+122?)

3

Question 4 (35 points)

The function of a 3-bit ALU is described by the following table, where $A = A_2A_1A_0$ and $B = B_2B_1B_0$ are the ALU's two inputs and $C = C_2C_1C_0$ is its output.

Draw the logic circuit of this ALU using multiplexers, full adders and gates AND, OR, NOT, XOR, as necessary.

Points	S_3	S_2	S_1	S_0	Output	Description	$C \leftarrow$				
14	1.5	0	0	0	0	$C \leftarrow A+1$	Increment A	$A_2A_1A_0 + 000$	+ 001		
	1.5	0	1	0	0	1	$C \leftarrow A$	Transfer A	$A_2A_1A_0 + 000$		
	1.5	0	2	0	1	0	$C \leftarrow A+B+1$	Add with carry	$A_2A_1A_0 + B_2B_1B_0$	+ 001	
	1.5	0	3	0	1	1	$C \leftarrow A+B$	Addition	$A_2A_1A_0 + B_2B_1B_0$		
	2	0	4	1	0	0	$C \leftarrow A$	Transfer A	$A_2A_1A_0 + 111$	+ 001	
	2	0	5	1	0	1	$C \leftarrow A-1$	Decrement A = A + 2's compl (001)	$A_2A_1A_0 + 111$		
	2	0	6	1	1	0	$C \leftarrow A-B$	Subtraction	$A_2A_1A_0 + B_2' B_1' B_0'$	+ 001	+ 000
	2	0	7	1	1	1	$C \leftarrow A-B+1$	Subtraction with borrow	$A_2A_1A_0 + B_2' B_1' B_0'$		+ 010
8	2	1	0	0	0	$C \leftarrow A \wedge B'$	Selective clear bits by "mask" B	$A_i \wedge B_i'$		$i = 0,1,2$	
	2	1	1	0	0	1	$C \leftarrow A \oplus B$	Comparison	$A_i \oplus B_i$		$i = 0,1,2$
	2	1	2	0	1	0	$C \leftarrow A \wedge B$	A AND B	$A_i \wedge B_i$		$i = 0,1,2$
	2	1	3	0	1	1	$C \leftarrow A \vee B$	Selective set bits by "mask" B	$A_i \vee B_i'$		$i = 0,1,2$
8	2	1	4	1	0	0	$C \leftarrow "0000"$	Reset C	$C_i \leftarrow 0$		$i = 0,1,2$
	2	1	5	1	0	1	$C \leftarrow "1111"$	Set C	$C_i \leftarrow 1$		$i = 0,1,2$
	2	1	6	1	1	0	$C \leftarrow \text{cirA}$	Circular shift right	$C_i \leftarrow A_{i+1};$	$C_2 \leftarrow A_0$	$i = 0,1$
	2	1	7	1	1	1	$C \leftarrow \text{cilA}$	Circular shift left	$C_i \leftarrow A_{i-1};$	$C_0 \leftarrow A_2$	$i = 1,2$

Final block diagram 5

