



**COURSE:** CEG2136/CEG2536  
Computer Architecture I  
**SEMESTER:** Fall 2012

**Assignment 2**

Q1. In a signed binary system of 8 bits (N=8):

a) Find the 2's complement representation of the following signed numbers :

$$(+63)_{10} = (00111111)$$

$$(-115)_{10} = (10001101)$$

b) Find the 2's complement of the following signed numbers and give your results in decimal, too:  $(-63)_{10}$  and  $(+115)_{10}$

The 2's complement representation of  $(-63)_{10} = (11000001)_2$

$$\Rightarrow \text{Do the 2's complement of } (-63)_{10} = \text{2's complement of } (11000001)_2 =$$

$(00111111)_2$  = which is the 2's complement representation of  $(+63)_{10}$  (which is the result we expected)

The 2's complement representation of  $(+115)_{10} = (01110011)$

$$\Rightarrow \text{Do the 2's complement of } (+115)_{10} = \text{2's complement of } (01110011) =$$

$$(10001101)_2 = \text{2's complement representation of } (-115)_{10}$$

c) Perform the following arithmetic operations using the signed-2's complement representation and provide your results in decimal (including intermediary steps), as well:

1) Say  $A = (+115)_{10}$  and  $B = (-63)_{10}$

$$S = A + B = (+115)_{10} + (-63)_{10}$$

	<u>2's complement representation</u>								Base 10	
	CY <sub>8</sub>	CY <sub>7</sub>	CY <sub>6</sub>	CY <sub>5</sub>	CY <sub>4</sub>	CY <sub>3</sub>	CY <sub>2</sub>	CY <sub>1</sub>	CY <sub>0</sub>	
CY:	1	1	0	0	0	0	1	1	0	
A +		0	1	1	1	0	0	1	1	$115_{10}+$
<u>B</u>		1	1	0	0	0	0	0	1	$-63_{10}$
S=A+B		0	0	1	1	0	1	0	0	$52_{10}$

$$\text{CY}_8 = \text{CY}_7 = 1 \Rightarrow \text{NO overflow}$$

2) Say  $C = (-115)_{10}$  and  $D = (-63)_{10}$

$$X = C - D = (-115)_{10} - (-63)_{10} = (-115)_{10} + [ - (-63) ]_{10} = (-115)_{10} + (+63)_{10}$$

$$\text{2's complement representation} \quad \text{Base 10}$$

CY:	CY <sub>8</sub>	CY <sub>7</sub>	CY <sub>6</sub>	CY <sub>5</sub>	CY <sub>4</sub>	CY <sub>3</sub>	CY <sub>2</sub>	CY <sub>1</sub>	CY <sub>0</sub>	
	0	0	1	1	1	1	1	1	0	
C+		1	0	0	0	1	1	0	1	-115 <sub>10</sub>
<u>-D</u>		0	0	1	1	1	1	1	1	63 <sub>10</sub>
X=C-D		1	1	0	0	1	1	0	0	-52 <sub>10</sub>

As the msb of  $X = C-D$  is 1  $\Rightarrow X$  is a negative number ( $X = -y$ ) with a magnitude  $y = -(-y) = -(X) = 2$ 's complement of  $(X) = 2$ 's complement of  $(11001100) = 00110100 = 52_{10}$   
 $\Rightarrow X = -y = -52_{10}$

$CY_8 = CY_7 = 0 \Rightarrow$  NO overflow

Q2. a) Identify the decimal number which is represented next with 32-bit in the IEEE 754 standard:  $(1 \mathbf{10001011} \mathbf{111010000000000000000000}) = (?)_{10}$

Sign = 1  $\Rightarrow$  negative ; C = 139, hence Exp = C-127 = 12

1.M = 1.11101 (where M = mantissa)

$-1.11101 * 2^{12} = -1111010000000 = (-7808)_{10}$

b) Represent  $(221.390625)_{10}$  in the IEEE 754 standard with 32 bits.

$(221.390625)_{10} = (11011101.011001)_2 = (1.1011101011001) \times 2^7$

Sign = 0 ; Exp = 7 ; C = 127 + 7 = 134 =  $(10000110)_2$


M = **1011101011001**

$(221.390625)_{10} = (0 \mathbf{10000110} \mathbf{101110101100100000000000})_{IEEE754}$

Q3. Devise a 4-bit arithmetic unit with 2 control inputs ( $S_1$  and  $S_2$ ) that can perform the following arithmetic operations:


Table 1: Table of arithmetic unit functions.


$S_1S_0$ (Control inputs)	G (output)	
	$C_{in} = 0$	$C_{in} = 1$
00	$G = B'$ (1's complement)	$G = B' + 1$ (2's complement)
01	$G = A - 1$ (decrement)	$G = A = A-0001+0001$ (transfer)
10	$G = dddd$ (invalid operation) = $A + B'$	$G = A + B' + 1$ (subtraction)
11	$G = A + B$ (addition)	$G = dddd$ (invalid operation) = $A + B + 1$



*V can also be implemented as  $X_3Y_3G_3' + X_3'Y_3'G_3$*

Q4. Draw the logic diagram of a RAM of 4 words of 4 bits (4 x 4). Use four 4-bit registers, digital components, and any simple logic gates you may need.














Q6. Design a 3-bit arithmetic logic unit (ALU) which performs the micro-operations described in Table 2. The operands are signed numbers represented in 2's complement format and are stored in two 3-bit registers  $A = A_2A_1A_0$  and  $B = B_2B_1B_0$ ; results are provided at the ALU's output  $F = F_2F_1F_0$

- I. ALU architecture consists in an 8-to-1 MUX and 8 "smaller" ALU's (modules Op.0 – Op.7) which implement each operation described by a row of the given table.

S2 S1 S0	Op	Operation
0 0 0	Op0	$F = A - B - 1 =$
0 0 1	Op1	$F = A - B =$
0 1 0	Op2	$F = A - 1 =$
0 1 1	Op3	$F = A$
1 0 0	Op4	$F = A \wedge B$
1 0 1	Op5	$F = A'$
1 1 0	Op6	$F = \text{ashl } A$
1 1 1	Op7	$F = \text{ashr } A$



- II. An equivalent, more structured ALU architecture uses  $S_2$  to form two partitions of the operations: arithmetic ( $S_2=0$ ) and logic & shifting ( $S_2=1$ )




- III. Since one single operation is performed at some point in time, it makes sense to try to minimize the number of circuits by using the same adder for all arithmetic operations, if possible, and not 3, one for each operation, like in the initial design (step 1 or 2). Inspecting the table, one can observe:

Select S2 S1 S0	S2= 0=arithmetic 1=shift/logic	Opcode		Operation	Description
		S1 Op	S0 Carry In if arith		
0 0 0	0	0	0	$F = A - B - 1 =$ $= A + (B' + 1) - 1 =$ $= A + B'$	Subtraction with borrow
0 0 1			1	$F = A - B =$ $A + (B' + 001) =$ $A + B' + 001$	Subtraction
0 1 0		1	0	$F = A - 1 =$ $= A - 001 =$ $= A + 111$	Decrement
0 1 1			1	$F = A =$ $= A - 001 + 001 =$ $= A + 111 + 001$	Transfer
1 0 0	1	0	0	$F = A \wedge B$	Masking
1 0 1		0	1	$F = A'$	Complementation
1 1 0		1	0	$F = \text{ashl } A$	Arithmetic left shift (multiplication)


				by 2)
1 1 1	1	1	F = ashr A	Arithmetic right shift (division by 2)

Hierarchical design  
ALU Block Diagram



- 1) Draw a detailed logic diagram of the **arithmetic unit** (AC) of the ALU, using any type of gates you may need.
- 2) State variable  $W$  is set to 1 if an overflow occurs in the arithmetic unit, and stays at 0 otherwise. Find a simplified logic expression of  $W$ .

$$W = (C_{out2} \cdot \overline{C_{out1}} + \overline{C_{out2}} \cdot C_{out1}) \cdot \overline{S_2} = (C_{out2} \oplus C_{out1}) \cdot \overline{S_2}$$



- 3) Draw a detailed logic diagram of the **logic unit** (LSC) of the ALU, using AND, OR and NOT gates.

Select S2 S1 S0	Opcode		Operation	Description
	S2 =1	S1 S0		
1 0 0	shift/logic	0 0	$F = A \wedge B$	Masking
1 0 1	1	0 1	$F = A'$	Complementation
1 1 0		1 0	$F = \text{ashl } A$	Arithmetic left shift (multiplication by 2)
1 1 1		1 1	$F = \text{ashr } A$	Arithmetic right shift (division by 2)

