

ELG5195 Digital Logic Design:
Principles and Practices

Q1. The state table of a logic circuit which has a unique one-bit external input m and one output z is given below. **15 pts = 4+9+2**

1.1. Assuming that JK flip-flops are used in the implementation, extend the state table with the excitation table of the circuit (inputs of the flip-flops). **4 pts**

Use JK excitation table to find J and K columns directly for each row, or indirectly by applying these rules to parts of columns:


- J $\leq Q^{n+1}$ if $Q^n = 0$ (copy next state where present state is 0)
- J $\leq x$ if $Q^n = 1$ (put don't care where present state is 1)
- K $\leq Q^{n+1}$ if $Q^n = 1$ (copy complement of the next state where present state is 1)
- K $\leq x$ if $Q^n = 0$ (put don't care where present state is 0)

Present State			Input	Next State		Output				
A^n	B^n	m	A^{n+1}	B^{n+1}	z	1 pt	1 pt	1 pt	1 pt	
A^n	B^n	m	A^{n+1}	B^{n+1}	z	J_A	K_A	J_B	K_B	
0	0	0	0	0	0	0	x	0	x	
0	0	1	0	1	0	0	x	1	x	
0	1	0	0	0	0	0	x	x	1	
0	1	1	1	1	0	1	x	x	0	
1	0	0	x	x	x	x	x	x	x	
1	0	1	x	x	x	x	x	x	x	
1	1	0	1	1	0	x	0	x	0	
1	1	1	0	0	1	x	1	x	1	


1 pt $z = A m$

1.2 Find simplified expressions for each flip-flop inputs and of the circuit's output. **9 pts**


2 pts $J_A = B m$




2 pts $J_B = m$




2 pts $K_A = m$



2 pts $K_B = (m \oplus A)$



1.3 Draw the logic diagram (schematics) of this circuit. **2 pts**



Q2. Consider the incompletely specified sequential circuit with a one-bit external input p and one output z as described by the state table below. **15 pts=10+5**

present state	next state		output z	
	$p=0$	$p=1$	$p=0$	$p=1$
A	A	B	0	0
B	A	C	-	0
C	D	D	-	1
D	E	C	-	0
E	A	B	-	-

2.1. Reduce the incompletely specified state table using implication diagram. **10 pts = 8+2**

Recall that two states p and q of an *incompletely specified sequential* network are compatible ($p \sim q$) iff for every single input X

- the outputs are the same $\lambda(p,X) = \lambda(q,X)$ when both are specified and
- the next states are compatible $\delta(p,X) \sim \delta(q,X)$ if both specified


In each cell should be written:

✓ if p and q are redundant, i.e., $\delta(p,X) = \delta(q,X)$

X if p and q are incompatible (do not respect any of rules 1 or 2)

IMPLIED COMPATIBLE PAIR OF STATES (which condition compatibility of the compared states).

8 pts (4 pts for each iteration) = but only the last chart is required if contains both iterations



Can use either the Merger Diagram or the following table to find the maximal compatibilities

Compatible States	Implied Compatibilities	2 pts Maximal Compatibilities
B,D A,E	A,E ✓	(A,E), (B,D), C S ₀ , S ₁ , S ₂

present state	state	next state		output z	
		$p=0$	$p=1$	$p=0$	$p=1$
S ₀	A	A	B	0	0
	E	A	B	-	-
S ₁	B	A	C	-	0
	D	E	C	-	0
S ₂	C	D	D	-	1

2.2. Provide the state table of the reduced machine.

5 pts = only one of the last 2 tables is required

present state	state	next state		output z	
		$p=0$	$p=1$	$p=0$	$p=1$
A	S ₀	A S ₀	B S ₁	0	0
E	S ₀	A S ₀	B S ₁	0	0
B	S ₁	A S ₀	C S ₂	-	0
D	S ₁	E S ₀	C S ₂	-	0
C	S ₂	D S ₁	D S ₁	-	1

Reduced table (Mealy)

present state	next state		output z	
	$p=0$	$p=1$	$p=0$	$p=1$
S ₀	S ₀	S ₁	0	0
S ₁	S ₀	S ₂	-	0
S ₂	S ₁	S ₁	-	1

Reduced table (Moore)

present state	next state		out z
	$p=0$	$p=1$	
S ₀	S ₀	S ₁	0
S ₁	S ₀	S ₂	0
S ₂	S ₁	S ₁	1