

97.350 Assignment #1 - Solutions

1. Given the data in the following table for an NMOS transistor with $k' := 20 \frac{\mu\text{A}}{\text{V}^2}$
Calculate V_{TO} , λ , γ , $2|\phi_F|$, and W/L

	V_{GS} (V)	V_{DS} (V)	V_{SB} (V)	I_D (mA)
1	3	5	0	1210
2	5	5	0	4410
3	5	10	0	5292
4	5	5	-2	3265
5	5	5	-5	2381

- In all cases, the device is in saturation, i.e.: $V_{DS} > V_{GS} - V_T$

- From cases 1 and 2:

$$\frac{I_{D2}}{I_{D1}} = \frac{(V_{GS2} - V_{T0})^2}{(V_{GS1} - V_{T0})^2}$$

Therefore: $V_{DS1} = V_{DS2}$ & $V_{BS} = 0$

Hence:

$$V_{T0} := \frac{V_{GS2} \cdot \sqrt{\frac{I_{D1}}{I_{D2}}} - V_{GS1}}{\sqrt{\frac{I_{D1}}{I_{D2}}} - 1}$$

$V_{T0} = 0.8 \text{ V}$

- From cases 2 and 3:

$$\frac{I_{D3}}{I_{D2}} = \frac{1 + \lambda \cdot V_{DS3}}{1 + \lambda \cdot V_{DS2}}$$

Therefore: $V_{GS2} = V_{GS3}$

$$\lambda := \frac{\frac{I_{D2}}{I_{D3}} - 1}{V_{DS2} - V_{DS3} \cdot \frac{I_{D2}}{I_{D3}}}$$

$\lambda = 0.05 \text{ V}^{-1}$

- From $\frac{W}{L} = \frac{2 \cdot I_{D1}}{k' \cdot (V_{GS1} - V_{T0})^2 \cdot (1 + \lambda \cdot V_{DS1})}$

$\frac{W}{L} = 20$

- Solve for V_T :

$$V_T = V_{GS} - \sqrt{\frac{2 \cdot I_D}{K \cdot (1 + \lambda \cdot V_{DS})}}$$

Where $K = k' \cdot \frac{W}{L} = 400 \frac{\text{mA}}{\text{V}^2}$

$$V_{T4} := V_{GS4} - \sqrt{\frac{2 \cdot I_{D4}}{K \cdot (1 + \lambda \cdot V_{DS4})}}$$

$V_{T4} = 1.386 \text{ V}$

$$V_{T5} := V_{GS5} - \sqrt{\frac{2 \cdot I_{D5}}{K \cdot (1 + \lambda \cdot V_{DS5})}}$$

$V_{T5} = 1.914 \text{ V}$

On the other hand, we can write:

$$V_{T4} = V_{TO} + \gamma \left(\sqrt{-2 \cdot \phi_F + V_{SB4}} - \sqrt{-2 \phi_F} \right)$$

$$V_{T5} = V_{TO} + \gamma \left(\sqrt{-2 \cdot \phi_F + V_{SB5}} - \sqrt{-2 \phi_F} \right)$$

This can be solved using iteration methods such as Newton's Method, Bisection search or any computer solver using Matlab, Mathcad, etc...:

$$\gamma := 1 \sqrt{V} \qquad \phi_F := 1V$$

Given

$$V_{T4} = V_{TO} + \gamma \left(\sqrt{-2 \cdot \phi_F + V_{SB4}} - \sqrt{-2 \phi_F} \right)$$

$$V_{T5} = V_{TO} + \gamma \left(\sqrt{-2 \cdot \phi_F + V_{SB5}} - \sqrt{-2 \phi_F} \right)$$

$$\begin{pmatrix} \gamma \\ \phi_F \end{pmatrix} := \text{Find}(\gamma, \phi_F)$$

$$\gamma = 0.7 \sqrt{V}$$


$$\phi_F = 0.301 V$$

2. For the following NMOS inverter circuit, assume:

$$V_{DD} := 5V \quad R := 75k\Omega \quad \frac{W}{L} = \frac{3.6}{1.2} \quad C := 3pF$$

Use the following data for an NMOS transistor:

$$V_{T0} := 0.743V \quad k' := 19.6 \cdot 10^{-6} \frac{A}{V^2} \quad \lambda := 0.06V^{-1}$$



a) Discuss qualitatively why this circuit behaves as an inverter.

It Works as an inverter because:

if $(V_{in} < V_T)$ (i.e. low), NMOS is off, $I = 0$, $V_{out} = 5V$ (i.e. high)

if V_{in} is high (i.e. 5 V), NMOS is on, $I \neq 0$, $V_{out} = 5V - I \cdot R$ (i.e. low)

b) Find V_{OH} and V_{OL}

For $V_{in} < V_T \rightarrow V_{OH} = 5V$

For $V_{in} = V_{OH} = 5V$, NMOS is in linear (or triode) mode

$$I_D = \left[\frac{k'}{2} \cdot \left(\frac{W}{L} \right) \cdot \left[(V_{GS} - V_{T0}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right] \right] = \frac{5V - V_{OL}}{2}$$

Solving the above equation for V_{OL} :

$$I = K_n \cdot V_{OL} \cdot \left(5 - V_T - \frac{V_{OL}}{2} \right) = \frac{5V - V_{OL}}{R} = I_R = I_D$$

$$V_{OL} := 0.26V$$

c) Calculate t_{plh} , t_{phl} , and t_p

$$t_{plh} := 0.69 \cdot R \cdot C$$

$$t_{plh} = 155.25 \text{ ns}$$

For t_{phl} we should calculate I_{ave}

$$I_C = I_D - I_R$$

$$V_{out} := 5V \quad \text{Hence} \quad V_{DS} := V_{out} \quad V_{GS} := 5V$$

$$I_{Dsat} := \frac{k'}{2} \cdot \left(\frac{W}{L} \right) \cdot (V_{GS} - V_{T0})^2 \cdot (1 + \lambda \cdot V_{DS})$$

$$I_{Dsat} = 692.625 \mu A$$

$$I_R = 0A$$

$$\text{Therefore: } I_{C1} := I_{Dsat}$$

$$I_{C1} = 692.625 \mu A$$

$$V_{out} := 2.5V \text{ Hence } V_{DS} := V_{out} \quad V_{GS} := 5V$$

$$I_{Dlin} := k' \cdot \left(\frac{W}{L} \right) \cdot \left[(V_{GS} - V_{T0}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right] \quad I_{Dlin} = 442.029 \mu A$$

$$I_R := \frac{V_{out}}{R} \quad I_R = 33.333 \mu A$$

$$\text{Therefore: } I_{C2} := I_{Dlin} - I_R \quad I_{C2} = 408.696 \mu A$$

$$I_{ave} := \frac{I_{C1} + I_{C2}}{2} \quad I_{ave} = 550.66 \mu A$$

Since $C = 3 \text{ pF}$ is large, we ignore parasitics.

$$t_{phl} := \frac{2.5V \cdot C}{I_{ave}} \quad t_{phl} = 13.62 \text{ ns}$$

$$t_p := \frac{t_{phl} + t_{plh}}{2} \quad t_p = 84.435 \text{ ns}$$

d) Are the rising and falling delays equal? Why?

$t_{plh} \gg t_{phl}$ because $R = 75 \text{ k}\Omega$ is much larger than the effective on-resistance of the NMOS.

e) Calculate the static power dissipation for: (i) $V_{in} = 0 \text{ V}$ and (ii) $V_{in} = 5 \text{ V}$.

$$\text{if } V_{in} = V_{OL} \text{ then } V_{out} = V_{OH} = 5V \text{ and } I_{Vdd} = 0 \quad P_s = 0W$$

$$V_{DS} := 0.26V$$

$$I_D := k' \cdot \left(\frac{W}{L} \right) \cdot \left[(V_{GS} - V_{T0}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right] \quad I_D = 63.094 \mu A$$

$$\text{if } V_{in} = V_{OH} \text{ then } V_{out} = V_{OL}$$

$$\text{and } I_{Vdd} = 63.1 \mu A \quad P_s := I_D \cdot V_{DD} \quad P_s = 0.315 \text{ mW}$$

f) Calculate the dynamic power dissipation assuming that the gate is clocked as fast as possible.

$$f_{max} := \frac{1}{2 \cdot t_p} \quad f_{max} = 5.922 \text{ MHz} \quad V_{swing} := V_{DD} - V_{OL}$$

$$V_{swing} = 4.74 \text{ V}$$

$$P_d := C \cdot V_{swing} \cdot V_{DD} \cdot f_{max} \quad P_d = 0.421 \text{ mW}$$