

Name: _____

Student Number: _____

CARLETON UNIVERSITY

SELECTED FINAL EXAMINATION QUESTIONS

DURATION: 6 HOURS

Department Name & Course Number: ELEC 3908

Course Instructors: S. P. McGarry

Authorized Memoranda: Non-programmable calculators NO BOOKS OR NOTES

Students **MUST** count the number of pages in this examination question paper **before** beginning to write, and report any discrepancy immediately to a proctor. This question paper has twenty (20) pages.

This examination question paper **may not** be taken from the examination room.

ANSWER ALL QUESTIONS

ALL ANSWERS MUST BE WRITTEN ON THE EXAM PAPER
(If necessary, continue answers on the back of pages)


SEE END OF EXAM FOR FORMULA & DATA SHEETS

WRITE YOUR NAME AND STUDENT NUMBER ON EACH PAGE

Name: _____

Student Number: _____

1. Consider a structure fabricated in silicon with the cross-section shown below.




- a) The starting substrate has a doping of $n_s = 2 \times 10^{14} \text{ cm}^{-3}$, the implant to form the p -region is $N_A = 8 \times 10^{14} \text{ cm}^{-3}$, for the n -region it is $N_D = 5 \times 10^{15} \text{ cm}^{-3}$, the n^+ -region is $N_D^+ = 10^{18} \text{ cm}^{-3}$ and the p^+ -region is $N_A^+ = 5 \times 10^{17} \text{ cm}^{-3}$. Calculate the carrier densities p , n , p^+ and n^+ .
- b) Assuming all the PN junctions act as isolated diodes and ignoring parasitic resistances, draw the equivalent circuit for this structure in terms of the contacts A, B, C, D and the substrate S. (i.e. draw how the diodes are connected to each other and A, B, C, D and S.)
- c) Would it be possible to use this structure as a bipolar junction transistor (BJT)? If so, what type of transistor and which contacts would you choose to be the collector, base and emitter and why?

Name: _____

Student Number: _____

2. Consider a structure fabricated in silicon with the cross-section shown below.



- What type of device does this structure define?
- What is the purpose of the n_{iso} regions in this structure?
- How many mask levels (i.e. patterning steps) are required to form this structure and what regions do they define?
- The starting substrate has a doping of $n_{sub} = 2 \times 10^{14} \text{ cm}^{-3}$, the buried layer doping is $p_{bur}^+ = 5 \times 10^{18} \text{ cm}^{-3}$ and the epitaxial layer is grown with $p_{epi} = 5 \times 10^{16} \text{ cm}^{-3}$. The implant used for the n_{iso} -region is $N_D = 2 \times 10^{17} \text{ cm}^{-3}$, the n^+ -region is $N_D^+ = 2 \times 10^{18} \text{ cm}^{-3}$ and the p^+ -region is $N_A^+ = 5 \times 10^{17} \text{ cm}^{-3}$. Calculate the carrier densities n_{iso} , n^+ and p^+ .
- Assuming all the PN junctions act as isolated diodes and ignoring parasitic resistances, draw the equivalent circuit for this structure in terms of the contacts A, B, C, D and the substrate S. (i.e. draw how the diodes are connected to each other and A, B, C, D and S.)

Name: _____

Student Number: _____

3. The Shockley-Read-Hall model uses the equation below to calculate the net recombination rate in a semiconductor.

$$U = \frac{n(x)p(x) - n_i^2}{\tau_0(n(x) + p(x) + 2n_i)}$$

- f) What is meant by “low-level injection”?

- g) Under the conditions of low-level injection in a p-type material the above expression can be solved to give $n - n_{p0} = (n_0 - n_{p0})e^{-t/\tau_0} = \Delta n_0 e^{-t/\tau_0}$. If a p-type material is initially raised by Δn_0 under low-injection conditions how long will it take the excess carrier concentration to fall to $\Delta n_0/3$ if the minority carrier lifetime is $\tau_0 = 2 \times 10^{-6}$ sec? How far, on average, will the carriers diffuse in this time?

- h) What do the following imply with regards to the generation or recombination of carriers:

$$U = 0 ?$$


$$U > 0 ?$$

$$U < 0 ?$$

Name: _____

Student Number: _____

4. A deep-diffused junction substrate diode is formed as shown below with the starting substrate doping $p_{sub} = 2 \times 10^{17} \text{ cm}^{-3}$ and an implant of $N_D = 5 \times 10^{17} \text{ cm}^{-3}$ to form the n -region. The n -region extends for $100 \mu\text{m}$ into the page (to give an n -region area of $50 \mu\text{m} \times 100 \mu\text{m}$).




- a) Assuming that the uniform doping approximation can be used and there is no current spreading, calculate the total series resistance, R_s , of the diode shown above.
- b) If the process being used allows a maximum current density of $J_{max} = 10^3 \text{ A/cm}^2$ what is the maximum current, I_{max} , that this diode can carry?
- c) Using the results from (a) and (b), calculate the forward voltage, V_{Dx} , of this diode structure at the maximum current, I_{max} . (Assume $L_p \gg 20 \mu\text{m}$ and $L_n \gg 30 \mu\text{m}$.)

Name: _____

Student Number: _____

5. A epitaxial diode $\ln(I_D)$ vs V_{Dx} characteristic is measured at $T = 300$ K and plotted as shown below. The slope in the linear portion of the curve at $V_{Dx} > 3kT/q$ is found to be $\frac{\Delta \ln(I_D)}{\Delta V_{Dx}} = 32.0 \text{ V}^{-1}$ with an intercept of $I_S = 10^{-12}$ A. A point is measured at high current and found to be $I_D = 75$ mA at $V_{Dx} = 1.0$ V.




- a) Extract the values of the series resistance, R_s , and ideality factor, n , for this diode from the $\ln(I_D)$ vs V_{Dx} characteristic.
- b) The n^+ buried layer is $2 \mu\text{m}$ thick, the contacts are $40 \mu\text{m}$ apart and $200 \mu\text{m}$ wide (into the page). Assume that the buried layer dominates the series resistance and that its n^+ -doping is $N_D = 2 \times 10^{18} \text{ cm}^{-3}$. Using these values calculate the approximate value of R_s . ($1 \mu\text{m} = 10^{-4} \text{ cm}$)

Name: _____

Student Number: _____

6. The structure of a bipolar junction transistor (BJT) is illustrated below.




- a) What are the four regions of operation for a bipolar junction transistor (BJT)?
- b) What is "transistor action" in a BJT?
- c) Why the forward current gain, β_F , is larger than the reverse current gain, β_R , in a well-designed BJT.
- d) What is the main physical cause of the Early effect in a BJT?
- e) Why do we call a BJT a "minority carrier" device?

Name: _____

Student Number: _____

7. A bipolar junction transistor (BJT) has the parameters and biases shown in the diagram below. ($T = 300\text{ K}$)




i) The neutral region widths are $W_C = 2\mu\text{m}$, $W_B = 1\mu\text{m}$ and $W_E = 0.5\mu\text{m}$. If the emitter area of the BJT above is $2\mu\text{m}$ by $10\mu\text{m}$, what are the values of the base and collector currents? (You may use whatever approximations that are appropriate.)

j) What is the maximum field, $\mathcal{E}_{\text{deplmax}}$, in the base-collector junction of the BJT above?

Name: _____

Student Number: _____

8. A bipolar junction transistor (BJT) has the parameters and currents shown in the diagram below. ($T = 300\text{ K}$)




a) If the neutral region width of the emitter is $W_E = 0.5\mu\text{m}$, what is the neutral region width of the base, W_B ? (You must use the appropriate approximations.)

b) What is the collector-base breakdown voltage with the emitter open, BV_{CBO} , for the BJT shown above if it has a critical field of $\mathcal{E}_{crit} = 3 \times 10^5\text{ V/cm}$?

Name: _____

Student Number: _____

9. The small-signal hybrid- π model for the bipolar transistor is shown below.



- k) In what transistor operating range is this model normally used and what restrictions apply to the use of this model?
- l) If the transistor collector current, I_C is 20 mA, what is the value of the transconductance, g_m , for this model? ($V_{BE} \gg 3kT$, $T = 300$ K)
- m) If the transistor collector current, I_C is 20 mA, what is the value of the output impedance, r_o , for this model (ignoring the Early effect)? ($V_{BE} \gg 3kT$, $T = 300$ K)
- n) If the transistor collector current $I_C = 20$ mA and the forward beta $\beta_F = 100$, what is the value of r_{π} for this model? ($V_{BE} \gg 3kT$, $T = 300$ K)

Name: _____


Student Number: _____

10. The maximum low-frequency voltage gain achievable using a FET is given by $G_{max} = g_m/g_o$.
- a) Show that, in saturated mode, G_{max} is only dependent on the channel-shortening parameter, λ , and the biasing conditions ($V_{GS} - V_T$ and V_{DS}) of the device.
- b) What is G_{max} for $V_{GS} - V_T = 1\text{V}$ and $V_{DS} = 2\text{V}$ if $\lambda = 0.05 \text{ V}^{-1}$?
- c) Find an expression for G_{max} if the FET is biased in triode mode.
- d) What is G_{max} for $V_{GS} - V_T = 2\text{V}$ and $V_{DS} = 1\text{V}$ if $\lambda = 0.05 \text{ V}^{-1}$?

Name: _____

Student Number: _____

11. The cross section of a simple substrate n -channel MOSFET biased above threshold is illustrated below.



- e) What is meant by "pinch-off" in a MOSFET and what happens to the channel when pinch-off occurs?


- f) How do we add the effect of channel shortening to the MOSFET square law model when $V_{DS} > V_{DSsat}$?

- g) A gate bias of $V_{GS} = 2.5$ V is applied to a MOSFET with a threshold voltage of $V_T = 0.4$ V and substrate doping of $N_A = 5 \times 10^{17}$ cm^{-3} . The gate oxide thickness is $t_{ox} = 20$ nm and the device has an effective channel length of 2 μm and width of 10 μm . If channel shortening can be ignored, what is the channel current, I_D , for $V_{DS} = 1.5$ V ?

Name: _____

Student Number: _____

12. The cross section of a simple substrate MOSFET structure is illustrated below.




- a) How many patterning steps are required to make the structure above and what features does each step define? (In the order in which they are processed.)
- b) Why do we say that the source and drain implants are "self-aligned" to the gate in a MOSFET process?
- c) We use the structure above to fabricate a MOSFET with a substrate doping of $N_A = 10^{16} \text{ cm}^{-3}$ and a heavily doped p^+ -polysilicon gate. Calculate the threshold voltage, V_T , if $t_{ox} = 25 \text{ nm}$ and $V_{SB} = 0 \text{ V}$. ($T = 300 \text{ K}$)

Name: _____

Student Number: _____

13. The cross section of a simple substrate MOSFET structure is illustrated below.



- a) Explain briefly the difference between "drawn channel length" and "effective channel length".
- b) What is the "short channel effect" on threshold voltage? What are the two main techniques used to mitigate this effect?
- c) What is drift conduction in a semiconductor? How does drift conduction in a semiconductor change at high electric fields?

Name: _____

Student Number: _____

14. There are three voltage components in the equation used to calculate the basic threshold voltage, V_{T0} , for a MOSFET.

$$V_{T0} = V_{FB} + 2\phi_B - \frac{\hat{Q}_{dep}}{\hat{C}_{ox}} = V_{FB} + 2\phi_B + \frac{\sqrt{2q\epsilon_{Si}N_A(2\phi_B)}}{\hat{C}_{ox}}$$


- d) A simple n-MOSFET process starts with a substrate doping of $p_{sub} = 5 \times 10^{16} \text{ cm}^{-3}$ uses a gate oxide (SiO_2) with a thickness of 30 nm and a heavily doped p^+ polysilicon gate. Calculate the basic threshold voltage, V_{T0} , for an n -channel MOSFET in this process. ($T = 300\text{K}$)

- e) Briefly describe how the threshold voltage is changed if a voltage is applied between the source of the MOSFET and the substrate (bulk).

Name: _____

Student Number: _____

16. A MOSFET has a layout as illustrated in the diagram below. There is $0.5\ \mu\text{m}$ of lateral diffusion under the gate from the source and drain implants.



- (d) The source and drain are implanted at $N_D = 10^{18}\ \text{cm}^{-3}$ into the substrate having an initial doping of $N_A = 5 \times 10^{16}\ \text{cm}^{-3}$. Assuming that the sidewall capacitances can be ignored relative to the bottoms, calculate the depletion capacitance of the source and drain if $V_{DS} = 5\text{V}$, $V_{SB} = 0\text{V}$, $z_{SB} = z_{DB} = 1/2$?
- (e) Under the same doping and biasing conditions as in (a), how far under the gate will the sidewall depletion regions of the source and drain extend?

Name: _____

Student Number: _____

Equations

Ideal Diode

$$I_D = I_S (e^{qV_D/kT} - 1)$$

with depletion region GR:

$$I_D = I_S (e^{qV_D/nkT} - 1)$$

with series resistance & GR:

$$I_D = I_S (e^{q(V_{Dx} - I_D R_s)/nkT} - 1) \text{ where } V_{Dx} = V_D + I_D R_s$$

Shockley-Reed-Hall:

$$U = \frac{n(x)p(x) - n_i^2}{\tau_0(n(x) + p(x) + 2n_i)}$$

Einstein Relations:

$$D_n = \frac{kT}{q} \mu_n, \quad D_p = \frac{kT}{q} \mu_p$$

Diffusion Length:

$$L_n = \sqrt{D_n \tau_0}, \quad L_p = \sqrt{D_p \tau_0}$$

Saturation Current Density:

$$J_S = J_{Sh} + J_{Se} = \frac{qD_p p_{n0}}{w_n} + \frac{qD_n n_{p0}}{w_p}, \text{ for thin } n \text{ and } p$$

$$J_S = J_{Sh} + J_{Se} = \frac{qD_p p_{n0}}{L_p} + \frac{qD_n n_{p0}}{L_n}, \text{ for thick } n \text{ and } p$$

Gaussian Integral:

$$\int_0^\infty e^{-\frac{x^2}{2\sigma^2}} dx = \sqrt{\frac{\pi}{2}} \sigma$$

Resistivity:

$$\rho = \left(\frac{1}{\rho_n} + \frac{1}{\rho_p} \right)^{-1} = (\sigma_n + \sigma_p)^{-1} = (qn\mu_n + qp\mu_p)^{-1}, \quad R = \frac{\rho \cdot l}{A}$$

Poisson's Equation:

$$-\frac{d^2\psi(x)}{dx^2} = \frac{d\mathcal{E}(x)}{dx} = \frac{\rho(x)}{\epsilon_{Si}}$$

Excess Charge Density in a Diode:

$$\rho(x) = q[p(x) - n(x) + N_D - N_A]$$

Built-In Voltage:

$$V_{bi} = \frac{kT}{q} \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

Depletion Width:

$$W = \sqrt{\frac{2\epsilon_{Si}}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) (V_{bi} - V_D)}, \quad x_n = W \left(\frac{N_A}{N_A + N_D} \right), \quad x_p = W \left(\frac{N_D}{N_A + N_D} \right)$$

Maximum Electric Field:

$$|\mathcal{E}_{depl \text{ max}}| = \sqrt{\frac{2q}{\epsilon_{Si}} \left(\frac{N_A N_D}{N_A + N_D} \right) (V_{bi} - V_D)}$$

Avalanche Multiplication Factor:

$$M = \frac{1}{1 - p_{ii}}$$

Impact Ionization Probability:

$$p_{ii} = \left(\frac{|\mathcal{E}_{depl \text{ max}}|}{\mathcal{E}_{crit}} \right)^\nu, \quad 3 < \nu < 6$$

Diode Junction Conductance:

$$g_D = \frac{dI_D}{dV_D} = \frac{q}{nkT} I_S e^{qV_D/nkT} \approx \frac{q}{nkT} I_D$$

Diode Junction Capacitance (per area):

$$\hat{C}_{depl}(V_D) = \frac{d\hat{Q}_{depl}}{dV_D} = \frac{d\hat{Q}_{depl}}{dW} \frac{dW}{dV_D} = \left[-q \frac{N_A N_D}{N_A + N_D} \right] \left[-\frac{\epsilon_{Si}}{Wq} \frac{N_A + N_D}{N_A N_D} \right] = \frac{\epsilon_{Si}}{W(V_D)}$$

Charge Control Equation:

$$\frac{dQ_p(t)}{dt} = i_D(t) - \frac{Q_p(t)}{\tau_0}$$

Charge Storage Time:

$$t_s = \tau_0 \ln \left(1 - \frac{I_F}{I_R} \right) \approx \tau_0 \ln \left(1 - \frac{V_F}{V_R} \right) \text{ for } |V_F|, |V_R| \gg |V_D|$$

Heat Flow:

$$\Phi = -\kappa \frac{dT}{dx}, \quad T_{rise} = P_D R_{TH}$$

BJT Injection Model Currents:

$$I_C = I_{pC} + I_{nB}, \quad I_B = -I_{pC} + I_{pE}, \quad I_E = I_{nB} + I_{pE}$$

$$I_C = -\frac{qA_E D_{pC} P_{Co}}{W_C} (e^{qV_{BC}/kT} - 1) + \frac{qA_E D_{nB} n_{Bo}}{W_B} (e^{qV_{BE}/kT} - e^{qV_{BC}/kT})$$

$$I_E = \frac{qA_E D_{nB} n_{Bo}}{W_B} (e^{qV_{BE}/kT} - e^{qV_{BC}/kT}) + \frac{qA_E D_{pE} P_{Eo}}{W_E} (e^{qV_{BE}/kT} - 1)$$

$$I_B = \frac{qA_E D_{pC} P_{Co}}{W_C} (e^{qV_{BC}/kT} - 1) + \frac{qA_E D_{pE} P_{Eo}}{W_E} (e^{qV_{BE}/kT} - 1)$$

Name: _____ Student Number: _____

BJT Ebers-Moll Model:

$$I_{ES} \equiv \frac{qA_E D_{nB} n_{Bo}}{W_B} + \frac{qA_E D_{pE} P_{Eo}}{W_E} \quad I_{CS} \equiv \frac{qA_E D_{nB} n_{Bo}}{W_B} + \frac{qA_E D_{pC} P_{Co}}{W_C}$$

$$\alpha_F \equiv \frac{qA_E D_{nB} n_{Bo} / W_B}{qA_E D_{nB} n_{Bo} / W_B + qA_E D_{pE} P_{Eo} / W_E} \quad \alpha_R \equiv \frac{qA_E D_{nB} n_{Bo} / W_B}{qA_E D_{nB} n_{Bo} / W_B + qA_E D_{pC} P_{Co} / W_C}$$

$$I_E = I_{ES} (e^{qV_{BE}/kT} - 1) - \alpha_R I_{CS} (e^{qV_{BC}/kT} - 1)$$

$$I_B = (1 - \alpha_F) I_{ES} (e^{qV_{BE}/kT} - 1) + (1 - \alpha_R) I_{CS} (e^{qV_{BC}/kT} - 1)$$

$$I_C = \alpha_F I_{ES} (e^{qV_{BE}/kT} - 1) - I_{CS} (e^{qV_{BC}/kT} - 1)$$

BJT Base Diffusion Capacitance:

$$C_{\pi} = \tau_B g_m, \quad \tau_B = \frac{W_B^2}{2D_{nB}}$$

BJT Transit Frequency:

$$f_{\tau} = \frac{1}{2\pi [C_{depBC} + C_{depBE}] / g_m + \tau_B}$$

MOSFET Gate Capacitance:

$$\hat{C}_{ox} \equiv \frac{\epsilon_{ox}}{t_{ox}}$$

(per unit area)

Drift Conduction:

$$J = qmv_n + qpvp_p = (qn\mu_n + qp\mu_p)\mathcal{E} = \sigma\mathcal{E}$$

Carrier Density Relative to E_F

$$n = N_C e^{-(E_C - E_F)/kT}, \quad p = N_V e^{-(E_F - E_V)/kT}$$

Flat Band Voltage:

$$V_{FB} = \Phi_{MS} / q = (\Phi_M - \Phi_S) / q$$

Bulk Potential (p-type):

$$\phi_B = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)$$

MOSFET Threshold Voltage:

$$V_{T0} = V_{FB} + 2\phi_B - \frac{\hat{Q}_{dep}}{\hat{C}_{ox}} = V_{FB} + 2\phi_B + \frac{\sqrt{2q\epsilon_{Si} N_A (2\phi_B)}}{\hat{C}_{ox}}$$

MOSFET Threshold Modulation:

$$V_T = V_{T0} + \gamma(\sqrt{2\phi_B + V_{SB}} - \sqrt{2\phi_B})$$

$$V_{T0} = V_{FB} + 2\phi_B + \frac{\sqrt{2q\epsilon_{Si} N_A (2\phi_B)}}{\hat{C}_{ox}} \quad \gamma = \frac{\sqrt{2q\epsilon_{Si} N_A}}{\hat{C}_{ox}}$$

MOSFET Square Law Model:

$$I_D = \bar{\mu}_n \hat{C}_{ox} \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right) (1 + \lambda V_{DS}) \quad V_{GS} \geq V_T, V_{DS} \leq V_{DS,sat}$$

$$= \bar{\mu}_n \hat{C}_{ox} \frac{W}{L} \left(\frac{(V_{GS} - V_T)^2}{2} \right) (1 + \lambda V_{DS}) \quad V_{GS} \geq V_T, V_{DS} \geq V_{DS,sat}$$

Channel shortening depletion charge

$$\hat{Q}'_{dep} = \hat{Q}_{dep} \left[1 - \frac{x_J}{2L} \left(\sqrt{1 + \frac{2W_S}{x_J}} + \sqrt{1 + \frac{2W_D}{x_J}} - 2 \right) \right]$$

correction term for trapezoidal area

$$W_S \approx \sqrt{\frac{2\epsilon_{Si}}{qN_A} (2\phi_B + V_{SB})}, \quad W_D \approx \sqrt{\frac{2\epsilon_{Si}}{qN_A} (2\phi_B + V_{DB})}$$

MOSFET Transconductance:
(saturated)

$$g_m \equiv \left. \frac{dI_D}{dV_{GS}} \right|_{V_{DS}} = \bar{\mu}_n \hat{C}_{ox} \frac{W}{L} (V_{GS} - V_T) (1 + \lambda V_{DS})$$

MOSFET Output Conductance:
(saturated)

$$g_o \equiv \left. \frac{dI_D}{dV_{DS}} \right|_{V_{GS}} = \bar{\mu}_n \hat{C}_{ox} \frac{W}{L} \frac{(V_{GS} - V_T)^2}{2} \lambda$$

MOSFET Depletion Capacitances:

$$C_{SB} = \frac{C'_{depSw} P_S}{(1 + V_{SB}/V_{biSB})^{2sb}} + \frac{\hat{C}_{depBot} A_S}{(1 + V_{SB}/V_{biSB})^{2sb}} \quad C_{DB} = \frac{C'_{depSw} P_D}{(1 + V_{DB}/V_{biDB})^{2db}} + \frac{\hat{C}_{depBot} A_D}{(1 + V_{DB}/V_{biDB})^{2db}}$$

sidewall bottom sidewall bottom

MOSFET Overlap Capacitances:

$$C_{GS,ovl} = C_{GD,ovl} = \frac{\epsilon_{ox}}{t_{ox}} x_{ovl} W$$

MOSFET Intrinsic Capacitances:
($V_{DS} \leq V_{DS,sat}$)

$$C_{GS} = \frac{2}{3} C_{ox} \left[1 - \left(\frac{(V_{GS} - V_T) - V_{DS}}{2(V_{GS} - V_T) - V_{DS}} \right)^2 \right], \quad C_{GD} = \frac{2}{3} C_{ox} \left[1 - \left(\frac{(V_{GS} - V_T)}{2(V_{GS} - V_T) - V_{DS}} \right)^2 \right]$$

MOSFET Velocity Saturation Model:

$$v = \frac{\mu_o \mathcal{E}}{1 + \mathcal{E}/\mathcal{E}_{crit}}$$

MOSFET Current with Vel. Sat.

$$I_D = \bar{\mu}_n \hat{C}_{ox} \frac{W}{L(1 + V_{DS}/(L\mathcal{E}_{crit}))} \left(\frac{(V_{GS} - V_T)^2}{2} \right) (1 + \lambda V_{DS}) \quad \text{saturation}$$

Name: _____

Student Number: _____

Physical Constants and Material Properties

Quantity	Symbol	Value
Angstrom Unit	Å	$10^{-8} \text{ cm} = 10^{-10} \text{ m}$
Boltzmann's Constant	k	$8.62 \times 10^{-5} \text{ eV/K}$
		$1.381 \times 10^{-23} \text{ J/K}$
Electronic Charge	q	$1.602 \times 10^{-19} \text{ C}$
Electron Volt	eV	$1.602 \times 10^{-19} \text{ J}$
Electron Rest Mass	m_o	$9.11 \times 10^{-31} \text{ kg}$
Free Space Permittivity	ϵ_o	$8.854 \times 10^{-14} \text{ F/cm}$
Plank's Constant	h	$6.626 \times 10^{-34} \text{ J-s}$
		$4.14 \times 10^{-15} \text{ eV-s}$
Thermal Voltage at 300K	kT/q	0.0259 V

Properties of Silicon at 300K

Quantity	Symbol	Value
Intrinsic Carrier Concentration	n_i	$1.45 \times 10^{10} \text{ cm}^{-3}$
Effective Densities of States	N_v	$1.08 \times 10^{19} \text{ cm}^{-3}$
	N_c	$2.8 \times 10^{19} \text{ cm}^{-3}$
Electron Affinity	χ^{Si}	4.05 eV
Energy Gap	E_g	1.08 eV
Bulk Electron Mobility	μ_n	$1350 \text{ cm}^2/\text{V-s}$
Bulk Hole Mobility	μ_p	$470 \text{ cm}^2/\text{V-s}$
Surface Electron Mobility	$\overline{\mu}_n$	$520 \text{ cm}^2/\text{V-s}$
Permittivity	ϵ_{Si}	$11.7\epsilon_o$

Properties of Silicon Dioxide

Quantity	Symbol	Value
Permittivity	ϵ_{ox}	$3.9\epsilon_o$